A cool scheduler for multi-core systems exploiting program phases

IEEE Transactions on Computers

Volumn 63, Issue 5, 2014, Pages 1061-1073

  Zhang, Zhiming ^a   Chang, J Morris ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

dynamic voltage frequency scaling (DVFS); Energy aware computing; multi core systems; power performance tradeoff; program phases

Indexed keywords

DYNAMIC FREQUENCY SCALING; EMBEDDED SYSTEMS; ENERGY CONSERVATION; JAVA PROGRAMMING LANGUAGE; LINUX; MICROPROCESSOR CHIPS; QUALITY OF SERVICE; SCHEDULING; VOLTAGE SCALING;

DYNAMIC VOLTAGE FREQUENCY SCALING; ENERGY-AWARE COMPUTING; MULTI-CORE SYSTEMS; POWER-PERFORMANCE TRADEOFF; PROGRAM PHASIS;

DESIGN;

EID: 84901016537     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2012.283     Document Type: Article

References (46)

1. W. Kim, M. S. Gupta, G.-Y. Wei, and D. Brooks, "System level analysis of fast, per-core dvfs using on-chip switching regulators," in Proc. Int. Symp. High-Perform. Comput. Archit., 2008, pp. 123-134.
2. Intel Corp., Enhanced Intel Speed Step Technology for the Intel Pentium M Processor, White Paper. Santa Clara, CA: Intel Corp., Mar. 2004.
3. C. Isci, A. Buyuktosunoglu, and M. Martonosi, "Long-term workload phases: Duration predictions and applications to DVFS," IEEE Micro, vol. 25, no. 5, pp. 39-51, Sept./Oct. 2005. (Pubitemid 41709737)
4. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in Proc. 30th Ann. Int. Symp. Comput. Archit., Jun. 2003, pp. 336-347.
5. M.-K. Huang, J.-M. Chang, and W.-M. Chen, "Grouping-based dynamic power management for multi-threaded programs in chip-multiprocessors," in Proc. Int. Conf. Comput. Sci. Eng., Aug. 2009, vol. 2, pp. 56-63.
6. X. Chen, C. Xu, and R. Dick, "Memory access aware on-line voltage control for performance and energy optimization," in Proc. IEEE/ACM Int. Conf. Comput. Aided Design (ICCAD), Nov. 2010, pp. 365-372.
7. K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times," IEEE Trans. Comput. Aided Design Integr. Circuits Syst., vol. 24, no. 1, pp. 18-28, Jan. 2005. (Pubitemid 40086145)
8. J. Kim, S. Yoo, and C.-M. Kyung, "Program phase-aware dynamic voltage scaling under variable computational workload and memory stall environment," IEEE Trans. Comput. Aided Design Integr. Circuits Syst., vol. 30, no. 1, pp. 110-123, Jan. 2011.
9. J. L. Henning, "SPEC CPU2006 benchmark descriptions," SIGARCH Comput. Archit. News, vol. 34, pp. 1-17, Sep. 2006.
10. Phoronix Media. (Sept. 2011). Phoronix Test Suite [Online]. Available: http://www.phoronix-test-suite.com/
11. C. Isci, A. Buyuktosunoglu, C.-Y. Cher, P. Bose, and M. Martonosi, "An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget," in Proc. IEEE/ACM Int. Symp. Microarchit., 2006, pp. 347-358. (Pubitemid 351337009)
12. X. Liu, X. Zhu, S. Singhal, and M. Arlitt, "Adaptive entitlement control of resource containers on shared servers," in Proc. IFIP/IEEE Int. Symp. Integr. Netw. Manag., 2005, pp. 163-176. (Pubitemid 43804452)
13. P. Padala, K. G. Shin, X. Z. Mustafa, U. Z. Wang, and S. S. Arif, "Adaptive control of virtualized resources in utility computing environments," in Proc. Eur. Conf. Comput. Syst., 2007, pp. 289-302. (Pubitemid 47281590)
14. T. Horvath, T. Abdelzaher, K. Skadron, S. Member, and X. Liu, "Dynamic voltage scaling in multitier web servers with end-to-end delay control," IEEE Trans. Comput., vol. 56, no. 4, Apr. 2007, pp. 444-458. (Pubitemid 46523079)
15. Y. Zhu and F. Mueller, "Feedback EDF scheduling exploiting dynamic voltage scaling," in Proc. IEEE Real-Time Embedded Technol. Appl. Symp., 2004, pp. 84-93.
16. H. Jung and M. Pedram, "Continuous frequency adjustment technique based on dynamic workload prediction," in Proc. Int. Conf. VLSI Design, 2008, pp. 249-254.
17. D. song Zhang, S. yao Jin, T. Wu, and H. wei Li, "Feedback-based energy-aware scheduling algorithm for hard real-time tasks," in Proc. IEEE Int. Conf. Netw. Archit. Storage Netw. Archit. and Storage, Jul. 2009, pp. 211-214.
18. K. He, Y. Chen, and R. Luo, "A system level fine-grained dynamic voltage and frequency scaling for portable embedded systems with multiple frequency adjustable components," in Proc. IEEE Int. Conf. Portable Inf. Devices, May 2007, pp. 1-5.
19. V. Hanumaiah and S. Vrudhula, "Temperature-aware DVFS for hard real-time applications on multi-core processors," IEEE Trans. Comput., vol. 61, no. 10, pp. 1484-1494, 2011.
20. P. Malani, P. Mukre, Q. Qiu, and Q. Wu, "Adaptive scheduling and voltage scaling for multiprocessor real-time applications with nondeterministic workload," Design Autom. Test Eur. Conf. Exhib., 2008, pp. 652-657.
21. R. Ge, X. Feng, S. Song, H.-C. Chang, D. Li, and K. Cameron, "Powerpack: Energy profiling and analysis of high-performance systems and applications," IEEE Trans. Parallel Distrib. Syst., vol. 21, no. 5, pp. 658-671, May 2010.
22. J. Li and J. Martinez, "Dynamic power-performance adaptation of parallel computation on chip multiprocessors," in Proc. 12th Int. Symp. High-Perform. Comput. Archit., Feb. 2006, pp. 77-87. (Pubitemid 44418379)
23. X. Liu, P. Shenoy, and M. Corner, "Chameleon: Application-level power management," IEEE Trans. Mobile Comput., vol. 7, no. 8, pp. 995-1010, Aug. 2008.
24. K. Banerjee and E. Agu, "Powerspy: Fine-grained software energy profiling for mobile devices," in Proc. Int. Conf. Wireless Netw. Commun. Mobile Comput., Jun. 2005, vol. 2, pp. 1136-1141. (Pubitemid 44822470)
25. Z. Zong, A. Manzanares, X. Ruan, and X. Qin, "EAD and PEBD: Two energy-aware duplication scheduling algorithms for parallel tasks on homogeneous clusters," IEEE Trans. Comput., vol. 60, no. 3, pp. 360-374, Mar. 2011.
26. A. Kansal and F. Zhao, "Fine-grained energy profiling for poweraware application design," SIGMETRICS Perform. Eval. Rev., vol. 36, pp. 26-31, Aug. 2008 [Online]. Available: http://doi.acm.org/10.1145/1453175.1453180.
27. C. Xian, Y.-H. Lu, and Z. Li, "A programming environment with runtime energy characterization for energy-aware applications," in Proc. ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), Aug. 2007, pp. 141-146. (Pubitemid 350239916)
28. R. Kotla, S. Ghiasi, T. Keller, and F. Rawson, "Scheduling processor voltage and frequency in server and cluster systems," in Proc. IEEE Int. Parallel Distrib. Process. Symp., p. 234b, vol. 12, 2005.
29. J. Barnett, "Dynamic task-level voltage scheduling optimizations," IEEE Trans. Comput., vol. 54, no. 5, pp. 508-520, May 2005. (Pubitemid 40784350)
30. C. Gniady, A. Butt, Y. C. Hu, and Y.-H. Lu, "Program counter-based prediction techniques for dynamic power management," IEEE Trans. Comput., vol. 55, pp. 641-658, 2006.
31. G. Contreras and M. Martonosi, "Power prediction for Intel XScale reg; processors using performance monitoring unit events," in Proc. Int. Symp. Low Power Electron. Design, Aug. 2005, pp. 221-226. (Pubitemid 41731658)
32. M. Martonosi, S. Malik, and F. Xie, "Efficient behavior-driven runtime dynamic voltage scaling policies," in Proc. 3rd IEEE/ACM/IFIP Int. Conf. Hardware/Software Codes. Syst. Synthesis, Sep. 2005, pp. 105-110. (Pubitemid 41551293)
33. R. Teodorescu and J. Torrellas, "Variation-aware application scheduling and power management for chip multiprocessors," in Proc. 35th Int. Symp. Comput. Archit., Jun. 2008, pp. 363-374.
34. C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in Proc. 39th Annu. IEEE/ACM Int. Symp. Microarchit., Dec. 2006, pp. 359-370. (Pubitemid 351337010)
35. C. Isci and M. Martonosi, "Runtime power monitoring in high-end processors: methodology and empirical data," in Proc. 36th Annu. IEEE/ACM Int. Symp. Microarchit., Dec. 2003, pp. 93-104.
36. C. Hu, D. Jimenez, and U. Kremer, "Toward an evaluation infrastructure for power and energy optimizations," in Proc. 19th IEEE Int. Parallel Distrib. Process. Symp., Apr. 2005, pp. 143-151.
37. R. Kotla, A. Devgan, S. Ghiasi, T. Keller, and F. Rawson, "Characterizing the impact of different memory-intensity levels," in Proc. IEEE 7th Annu. Workshop Workload Char. (WWC-7), Oct. 2004, pp. 3-10. (Pubitemid 40738132)
38. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder, "Discovering and exploiting program phases," IEEE Micro, vol. 23, no. 6, pp. 84-93, Nov./Dec. 2003.
39. E. Duesterwald, C. Cascaval, and S. Dwarkadas, "Characterizing and predicting program behavior and its variability," in Proc. 12th Int. Conf. Parallel Archit. Compilation Techn., Sep. 1/Oct. 2003, pp. 220-231.
40. Intel Corp., Intel-64 and IA-32 Architectures Software Developers Manual, vol. 3B: System Programming Guide, Part 2, Nov. 2008.
41. Y. Chou, B. Fahs, and S. Abraham, "Microarchitecture optimizations for exploiting memory-level parallelism," in Proc. 31st Annu. Int. Symp. Comput. Archit., Jun. 2004, pp. 76-87.
42. D. P. Bovet and M. Cesat, Understanding the Linux Kernel. Sebastopol, CA: O'Reilly Media Inc., 2006.
43. Intel Corp., Architectures Software Developers Manual, vol. 3A: System Programming Guide, Part 1. Santa Clara, CA: Intel Corp., Nov. 2008.
44. J. Ruggiero, Measuring Cache and Memory Latency and CPU to Memory Bandwidth System. Santa Clara, CA: Intel Corp., Nov. 2008.
45. Fluke Corp. (Mar. 2006). Fluke i30 AC/DC Current Clamp Technical Data [Online]. Available: http://support.fluke.com/find-sales/Download/Asset/2747126- 6001-ENG-B-W.PDF
46. Agilent Technologies, Inc. (Dec. 2011). Agilent 34410A/11A6 1/2 Digit Multimeter User's Guide [Online]. Available: http://cp.literature. agilent.com/litweb/pdf/34410-90001.pdf