Grouping-based dynamic power management for multi-threaded programs in chip-multiprocessors

Proceedings - 12th IEEE International Conference on Computational Science and Engineering, CSE 2009

Volumn 2, Issue , 2009, Pages 56-63

  Huang, Mu Kai ^a   Chang, J Morris ^b   Chen, Wei Mei ^a  

^a NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

^b Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC POWER MANAGEMENT; DYNAMIC VOLTAGE AND FREQUENCY SCALING; IN-CHIP; LINUX SYSTEMS; LOW OVERHEAD; MULTI-THREADED PROGRAMS; PERFORMANCE PENALTIES; POWER CONSUMPTION; POWER MANAGEMENTS; PROCESSOR CORES; WORKLOAD MIGRATION;

COMPUTER OPERATING SYSTEMS; ELECTRIC LOAD FORECASTING; ELECTRIC POWER MEASUREMENT; ELECTRIC POWER UTILIZATION; EMBEDDED SYSTEMS; ENERGY MANAGEMENT; FLUORINE CONTAINING POLYMERS; INDUSTRIAL RESEARCH;

UBIQUITOUS COMPUTING;

EID: 70749110119     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSE.2009.48     Document Type: Conference Paper

References (27)

1. G. Contreras and M. Martonosi, Power Prediction for Intel XScaler Processors Using Performance Monitoring Unit Events, Internal symposium of Low Power Electronics and Design, 2005. pp 221-226.
2. A. Dhodapkar and J. Smith, Managing multi-configurable hardware via dynamic working set analysis, In 29th Annual International Symposium on Computer Architecture, 2002. pp 233-244.
3. D. Geer, Chip Makers Turn to Multicore Processors, Computer, 38:5, 2005, pp 11-13.
4. S. Ghiasi, T. Keller and F. Rawson, Scheduling for Heterogeneous Processors in Server Systems, Proceedings of the 2nd conference on Computing frontiers, 2005, pp 199-210.
5. J. L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News Volume 34 Issue 4, September 2006. pp 1-17.
6. Intel Corporation, Enhanced Intelr SpeedStepr Technology for the Intelr Pentiumr M Processor, http://www.intel.com/design/intarch/papers/301174.htm, March 2004.
7. Intel Corporation, Intelr 64 and IA-32 Architectures Software Developers Manual Volume 3A: System Programming Guide, Part 1, http://www.intel.com/ products/processor/manuals/, November 2008.
8. Intel Corporation, Intelr 64 and IA-32 Architectures Software Developers Manual Volume 3B: System Programming Guide, Part 2, http://www.intel.com/ products/processor/manuals/, November 2008.
9. C. Isci, A. Buyuktosunogly, C. Cher, P. Bose and M. Martonosi, An Analysis of Efficient Multi-Core Global Power Management Policies : Maximizing Performance for a Given Power Budget, 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006. pp 347-358.
10. C. Isci, G. Contreras and M. Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, The 39th Annual IEEE/ACM International Symposium on Microarchitecture, 2006. pp 359-370.
11. C. Isci, M. Martonosi, and A. Buyuktosunoglu, Long-term Workload Phases: Duration Predictions and Applications to DVFS, IEEE Micro: Special Issue on Energy Efficient Design 25(5), September/October 2005. pp 39-51.
12. W. Y. Kim, M. S. Gupta, G. Y. Wei and D. Brooks, System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators, High Performance Ciomputer Architecture, 2008. pp 123-134.
13. R. Kotla, A. Devgan, S. Ghiasi, Characterizing the Impact of Different Memory-Intensity Levels, International Workshop on Workload Characterization, 2004, pp 3-10.
14. R. Kotla, S. Ghiasi, T. Keller and F. Rawson, Scheduling Processor Voltage and Frequency in Server and Cluster Systems, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium, April 2005, pp 234-241.
15. H. Kweon, Y. Do, J. Lee and B. Ahn, An efficient Power-Aware Scheduling Algorithm in Real Time System, Pacific Rim Conference on Communications, Computers and Signal Processing, 2007. pp 350-353.
16. R. Love, Linux kernel development 2nd ed., Indianapolis, Ind.:Novell Press, 2005.
17. L. Niu and G. Quan, System Wide Dynamic Power Management for Weakly Hard Real-Time Systems, Journal of Low Power Electronics, Volume 2, Number 3, December 2006. pp 342-355.
18. H. Patil, R. Cohn, M. Charney, R. Kapoor, A. Sun, and A. Karunanidhi, Pinpointing Representative Portions of Large Intel Itanium Programs with Dynamic Instrumentation, In Proceedings of the 37th International symposium on Microarchitecture, 2004. pp 81-92.
19. Phoronix Media, Phoronix Test Suite Benchmark, http://www.phoronixtest- suite.com/.
20. T. Sherwood, E. Perelman, G. Hamerly and B. Calder, Automatically Characterizing Large Scale Program Behavior, In Tenth International Conference on Architectural Support for Programming Languages and Operation Systems, October 2002. pp 45-57.
21. T. Sherwood, E. Perelman, and B. Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, In International Conference on Parallel Architectures and Compilation Techniques, September 2001. pp 3-14.
22. T. Sherwood, S. Sair, and B. Calder, Phase tracking and prediction, In Proceedings of the 28th International Symposium on Computer Architecture, June 2003. pp 336-349.
23. T. Sondag, V. Krishnamurthy and H. Rajan, Predictive Thread-to-Core Assignment on a Heterogeneous Multi-Core Processor, Proceedings of the 4th workshop on Programming languages and operating systems, October 2007.
24. R. Teodorescu and J. Torrellas, Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors, Proceedings of the 35th International Symposium on Computer Architecture, 2008, pp 363-374.
25. F. Xie, M. Martonosi and S. Malik, Efficient Behavior-driven Runtime Dynamic Voltage Scaling Policies, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 2005. pp 19-21.
26. D. Zhu, R. Melhem and B. Childers, Scheduling with Dynamic Voltage/ Speed Adjustment Using Slack Reclamation in Multi-Processor Real- Time Systems, Proceedings of the 22nd IEEE Real-Time Systems Symposium, 2001. pp 686-700.
27. D. Zhu, N. AbouGhazaleh, D. Mosse and R. Melhem, Power Aware Scheduling for AND/OR Graphs in Multi-Processor Real-Time Systems, Proceedings of the 2002 International Conference on Parallel Processing, 2002. pp 849-864.