Program phase-aware dynamic voltage scaling under variable computational workload and memory stall environment

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 30, Issue 1, 2011, Pages 110-123

  Kim, Jungsoo ^a   Yoo, Sungjoo ^b   Kyung, Chong Min ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Pohang University of Science and Technology (POSTECH)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC FREQUENCY SCALING; VOLTAGE SCALING;

COMPUTATIONAL WORKLOAD; DYNAMIC POWER CONSUMPTION; DYNAMIC VOLTAGE AND FREQUENCY SCALING; DYNAMIC VOLTAGE SCALING; LEAKAGE POWER CONSUMPTION; MEMORY-BOUND APPLICATIONS; MULTIMEDIA APPLICATIONS; RUNTIME DISTRIBUTIONS;

FORECASTING;

EID: 84155163962     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2010.2068630     Document Type: Article

References (31)

1. S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens, "Memory access scheduling," in Proc. ISCA, 2000, pp. 128-138.
2. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithms for dynamic speed-setting of a low-power CPU," in Proc. MOBICOM, 1995, pp. 13-25.
3. Y. Gu and S. Chakraborty, "Control theory-based DVS for interactive 3-D games," in Proc. DAC, 2008, pp. 740-745.
4. K. Choi, R. Soma, and M. Pedram, "Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 1, pp. 18-28, Jan. 2005. (Pubitemid 40086145)
5. W.-Y. Liang, S.-C. Chen, Y.-L. Chang, and J.-P. Fang, "Memory-aware dynamic voltage and frequency prediction for portable devices," in Proc. RTCSA, 2008, pp. 229-236.
6. G. Dhiman and T. S. Rosing, "System-level power management using online learning," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 5, pp. 676-689, May 2009.
7. A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, and A. Nicolau, "Profile-based dynamic voltage scheduling using program checkpoints," in Proc. DATE, 2002, pp. 168-175.
8. D. Shin and J. Kim, "Optimizing intra-task voltage scheduling using data flow analysis," in Proc. ASPDAC, 2005, pp. 703-708.
9. J. Seo, T. Kim, and J. Lee, "Optimal intratask dynamic voltage-scaling technique and its practical extensions," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 25, no. 1, pp. 47-57, Jan. 2006. (Pubitemid 43146098)
10. S. Hong, S. Yoo, H. Jin, K.-M. Choi, J.-T. Kong, and S.-K. Eo, "Runtime distribution-aware dynamic voltage scaling," in Proc. ICCAD, 2006, pp. 587-594.
11. S. Hong, S. Yoo, B. Bin, K.-M. Choi, S.-K. Eo, and T. Kim, "Dynamic voltage scaling of supply and body bias exploiting software runtime distribution," in Proc. DATE, 2008, pp. 242-247.
12. J. R. Lorch and A. J. Smith, "Improving dynamic voltage scaling algorithm with PACE," ACM SIGMETRICS Perform. Eval. Rev., vol. 29, no. 1, pp. 50-61, Jun. 2001.
13. C. Xian and Y.-H. Lu, "Dynamic voltage scaling for multitasking real-time systems with uncertain execution time," in Proc. GLSVLSI, 2006, pp. 392-397.
14. T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder, "Discovering and exploiting program phases," IEEE Micro, vol. 23, no. 6, pp. 84-93, Nov. 2003.
15. T. Sherwood, S. Sair, and B. Calder, "Phase tracking and prediction," in Proc. ISCA, 2003, pp. 336-347.
16. Q. Wu, M. Martonosi, D. W. Clark, V. J. Reddi, D. Connors, Y. Wu, J. Lee, and D. Brooks, "A dynamic compilation framework for controlling microprocessor energy and performance," in Proc. IEEE MICRO, 2005, pp. 271-282.
17. C. Isci, G. Contreras, and M. Martonosi, "Live, runtime phase monitoring and prediction on real systems with application to dynamic power management," in Proc. MICRO, 2006, pp. 359-370.
18. S.-Y. Bang, K. Bang, S. Yoon, and E.-Y. Chung, "Run-time adaptive workload estimation for dynamic voltage scaling," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 9, pp. 1334-1347, Sep. 2009.
19. bb scaling," in Proc. DATE, 2009, pp. 417-422.
20. T. Mudge, K. Flautner, D. Vlaauw, and S. M. Martin, "Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads," in Proc. ICCAD, 2002, pp. 721-725.
21. W. Liao, L. He, and K. M. Lepak, "Temperature and supply voltage aware performance and power modeling at microarchitecture level," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 7, pp. 1042-1053, Jul. 2005. (Pubitemid 41013053)
22. Cacti5.3 [Online]. Available: http://www.hpl.hp.com/research/cacti
23. BPTM High-k/Metal Gate 32 nm High Performance Model [Online]. Available: http://www.eas.asu.edu/ptm
24. K. Puttaswamy and G. H. Loh, "Thermal herding: Microarchitecture techniques for controlling hotspots in high-performance 3-D-integrated processors," in Proc. HPCA, 2007, pp. 193-204.
25. N. Kavvadias, P. Neofotistos, S. Nikolaidis, C. A. Kosmatopoulos, and T. Laopoulos, "Measurement analysis of the software-related power consumption in microprocessors," IEEE Trans. Instrum. Meas., vol. 53, no. 4, pp. 1106-1112, Aug. 2004.
26. S. Oh, J. Kim, S. Kim, and C.-M. Kyung, "Task partitioning algorithm for intra-task dynamic voltage scaling," in Proc. ISCAS, 2008, pp. 1228-1231.
27. J. Kim, S. Oh, S. Yoo, and C.-M. Kyung, "An analytical dynamic scaling of supply voltage and body bias based on parallelism-aware workload and runtime distribution," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 4, pp. 568-581, Apr. 2009.
28. J. Kim, Y. Lee, S. Yoo, and C.-M. Kyung, "An analytical dynamic scaling of supply voltage and body bias exploiting memory stall time variation," in Proc. ASPDAC, 2010, pp. 575-580.
29. FFMPEG [Online]. Available: http://www.ffmpeg.org
30. VQEG [Online]. Available: ftp://vqeg.its.bldrdoc.gov
31. PAPI [Online]. Available: http://icl.cs.utk.edu/papi