Efficient behavior-driven runtime dynamic voltage scaling policies

CODES+ISSS 2005 - International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2005, Pages 105-110

  Xie, Fen ^a   Martonosi, Margaret ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

Low Power; Runtime Dynamic Voltage Scaling

Indexed keywords

ENERGY EFFICIENCY; ENERGY UTILIZATION; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

DYNAMIC VOLTAGE/FREQUENCY SCALING (DVFS); ENERGY SAVINGS; LOW POWER; RUNTIME DYNAMIC VOLTAGE SCALING;

MICROPROCESSOR CHIPS;

EID: 27644536618     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1084834.1084864     Document Type: Conference Paper

References (26)

1. Advanced Micro Devices Corporation. AMD-K6 processor mobile tech docs, 2002. http://www.amd.com
2. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In DATE '04: Proceedings of the conference on Design, automation and test in Europe, page 10518, Washington, DC, USA, 2004. IEEE Computer Society.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000.
4. T. Burd and R. Brodersen. Design issues for dynamic voltage scaling. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED-00), June 2000.
5. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: the SimpleScalar tool set, Tech. Report TR-1308, Univ. of Wisconsin-Madison Computer Sciences Dept., July 1996.
6. K. Choi, R. Soma, and M. Pedram. Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 18-28, Jan 2005.
7. Y. Chou, B. Fans, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In Proceedings of the 31st annual international symposium on Computer architecture (ISCA04), page 76. IEEE Computer Society, 2004.
8. S. Ghiasi, J. Casmira, and D. Orunwald. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity-Effective Design, June 2000.
9. R. Hankins, T. Diep, M. Annavaram, B. Hirano, H. Eric, H. Nueckel, and J. Shen. Scaling and characterizing database workloads: Bridging the gap between research and practice. In Proceedings of the 36th International Symposium on Microarchitecture, page 76, Washington, DC, USA, December 2003. IEEE Computer Society.
10. C. Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03), June 2003.
11. Intel Corp. Intel XScale (tm) Core Developer's Manual, 2003. http://developer.intel.com/design/intelxscale/.
12. T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In International Symposium on Low Power Electronics and Design (ISLPED-98), pages 197-202, August 1998.
13. R. Jejurikar and R. Gupta. Energy aware task scheduling with task synchronization for embedded real time systems. In Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems, pages 164-169, 2002.
14. J. Lorch and A. Smith. Improving dynamic voltage algorithms with PACE. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 2001), June 2001.
15. J- Luo and N. K. Jha. Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems. In Int. Conf. VLSI design, Jan. 2003.
16. D. Marculescu. On the use of microarchitecture-driven dynamic voltage scaling. In Workshop on Complexity-Effective Design, June 2000.
17. P. Pillai and K. G. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In Proceedings of the 18th ACM Symp. on Operating Systems Principles, 2001.
18. A. Sinha and A. Chandrakasan. Dynamic voltage scheduling using adpative filtering of workload traces. In Proceedings of the 14th International Conference on VLSI Design, Jan 2001.
19. V. Swarninathan, C. Schweizer, K. Chakrabarty, and A. Patel. Experiences in implementing an energy-driven task scheduler in rt-linux. In Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02)., page 229, 2002.
20. The Standard Performance Evaluation Corporation. WWW Site, http://www.specbench.org, 2000.
21. Transmeta Corporation. Crusoe processor documentation, 2002. http://www.transmeta.com.
22. M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In the 1st Symposuim on Operating Systems Design and Implementation (OSDI-94), pages 13-23, 1994.
23. A. Weissel and F. Bellosa. Process cruise control: event-driven clock scaling for dynamic power management. In CASES'02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems, pages 238-246, 2002.
24. F. Xie, M. Martonosi, and S. Malik. Compile-time dynamic voltage scaling settings: Opportunities and limits. In Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03), June 2003.
25. F. Xie, M. Martonosi, and S. Malik. Bounds on power savings using runtime dynamic voltage/frequency scaling: An exact algorithm and a linear-time heuristic approximation. In International Symposium on Low Power Electronics and Design (IS LPED-05), August 2005.
26. Y. Zhang, X. Hu, and D. Chen. Energy minimization of real-time tasks on variable voltage processors with transition energy overhead. In Proceedings of the ASP-DAC 2003 Design Automation Conference, pages 65-70, 2003.