A 2.2GS/s 7b 27.4mW time-based folding-flash ADC with resistively averaged voltage-to-time amplifiers

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 57, Issue , 2014, Pages 388-389

  Miyahara, Masaya ^a   Mano, Ibuki ^a   Nakayama, Masaaki ^a   Okada, Kenichi ^a   Matsuzawa, Akira ^a  

^a TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CONVERSION RATES; DISK DRIVE SYSTEMS; DYNAMIC POWER CONSUMPTION; FOLDING FACTOR; HIGH SAMPLING RATES; LOW RESOLUTION; NUMBER OF ZEROS; TIME-INTERLEAVING;

COMPARATORS (OPTICAL);

EID: 84898072144     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2014.6757482     Document Type: Conference Paper

References (9)

1. Y. Nakajima, et al., "A Background Self-Calibrated 6b 2.7GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture," IEEE J. Solid-State Circuits, vol. 45, pp. 707-718, Apr. 2010.
2. T. Yamase, et al., "A 22-mW 7b 1.3-GS/s Pipeline ADC with 1-bit/stage Folding Converter Architecture," Symp. VLSI Circuits, pp. 124-125, June 2011.
3. B. Verbruggen, et al., "A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS," ISSCC Dig. Tech. Papers, pp. 252-253, Feb. 2008.
4. M. Miyahara, et al., "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs", IEEE A-SSCC, pp. 269-272, Nov. 2008.
5. K. Makigawa, et al., "A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme," Symp. VLSI Circuits, pp. 124-125, June 2006.
6. D. Miyashita, et al., "A-104dBc/Hz In-Band Phase Noise 3GHz All Digital PLL with Phase Interpolation Based Hierarchical Time to Digital Convertor," Symp. VLSI Circuits, pp. 112-113, June 2011.
7. B. Murmann, "ADC performance survey 1997-2013," [Online]. Available: http://www.stanford.edu/~murmann/adcsurvey.html.
8. Y.-S Shu, "A 6b 3GS/s 11mW Fully Dynamic ADC in 40nm CMOS with Reduced Number of comparators," Symp. VLSI Circuits, pp. 26-27, June 2012.
9. V. H.-C. Chen and L. Pileggi, "An 8.5mW 5GS/s 6b Flash ADC with Dynamic Offset Calibration in 32nm CMOS SOI," Symp. VLSI Circuits, pp. 264-265, June 2013.