Performance evaluation of an automotive distributed architecture based on a high speed power line communication protocol using a transaction level modeling approach

Journal of Real-Time Image Processing

Volumn 9, Issue 1, 2014, Pages 281-295

  Majdoub, Takieddine ^a   Le Nours, Sébastien ^a   Pasquier, Olivier ^a   Nouvel, Fabienne ^b  

^a UNIVERSITÉ DE NANTES   (France)

^b IETR   (France)

Author keywords

Embedded system for automotive; Performance analysis; System level design and hardware software co design

Indexed keywords

COMPUTER SIMULATION; DESIGN; EMBEDDED SYSTEMS; IMAGE COMMUNICATION SYSTEMS; IMAGE PROCESSING;

COMMUNICATION INFRASTRUCTURE; ELECTRONIC CONTROLLER UNITS; HARDWARE/SOFTWARE CO-DESIGN; NETWORKED EMBEDDED SYSTEMS; PERFORMANCE ANALYSIS; POWER LINE COMMUNICATIONS; REAL-TIME IMAGE PROCESSING; TRANSACTION LEVEL MODELING;

ELECTRIC POWER TRANSMISSION;

EID: 84897581431     PISSN: 18618200     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11554-013-0323-8     Document Type: Article

References (29)

1. Accellera System Initiative. http://www. accellera. org (2012).
2. AUTOSAR Partnership. http://www. autosar. org (2012).
3. CIFAER Project. http://www. insa-rennes. fr/ietr-cifaer (2012).
4. CoFluent Design. http://www. cofluentdesign. com (2012).
5. HomePlug Powerline Alliance. http://www. homeplug. org (2012).
6. Mentor Graphics. http://www. mentor. com (2012).
7. Soclib: a modelisation and simulation platform for system on chip design. http://www. soclib. fr (2012).
8. Symtavision. http://www. symtavision. com (2012).
9. Arpinen, T, Salminen, E., Hämäläinen, T., Hännikäinen, M.: Performance evaluation of UML2-modeled embedded streaming applications with system-level simulation. EURASIP J. Embed. Syst. (2009).
10. Barreteau, A., Le Nours, S., Pasquier, O.: A state-based modeling approach for efficient performance evaluation of embedded system architectures at transaction level. J. Electr. Comput. Eng. (2012).
11. Calvez, JP.: Embedded real-time systems: a specification and design methodology. Wiley, New York (1993).
12. Densmore, D., Passerone, R., Vincentelli, S.: (2006) A platform-based taxonomy for ESL design. IEEE. Des. Test. Comput. 23(5): 359-374.
13. Dömer, R., Gerstlauer, A., Peng, J., Shin, D., Cai, L., Yu, H., Abdi, S., Gajski, D.: System-on-chip environment: a SpecC-based framework for heterogeneous MPSoC design. EURASIP J. Embed. Syst. (2008).
14. Ecker, W., Muller, W., Dömer, R.: Hardware-dependent software-principles and practice. Springer, Berlin (2009).
15. Frank, E., Wilhem, R., Ernst, R., Sangiovanni-Vincentelli, A., Di Natale, M.: Methods, tools and standards for the analysis, evaluation and design of modern automotive architectures. In: Design automation and test in Europe (DATE'08) (2008).
16. Gajski, D., Zhu, J., Dömer, R., Gerstlauer, A., Zhao, S.: SpecC: specification language and design methodology. Kluwer Academic Publishers, Dordrecht (2000).
17. Ghenassia, F.: Transaction-level modeling with SystemC: TLM concepts and applications for embedded systems. Springer, Berlin (2005).
18. Gries, M.: Methods for evaluating and covering the design space during early design development. Integr. VLSI J. 38(2): 131-183 (2004).
19. Harel, D., Politi, M.: Modeling reactive systems with statechart. McGraw-Hill, New York (1998).
20. Kreku, J., Hoppari M. K.: Combining UML2 application and SystemC platform modelling for performance evaluation of real-time embedded systems. EURASIP J. Embed. Syst. (2008).
21. Lieverse, P., van Der Wolf, P., Vissers, K., Deprettere, E. F.: A methodology for architecture exploration of heterogeneous signal processing systems. J. VLSI Sign. Process. 29(3): 197-207 (2001).
22. Majdoub, T., Le Nours, S., Pasquier, O., Nouvel, F.: Performance evaluation of an automotive distributed architecture based on HPAV communication protocol using a transaction level modeling approach. In: Design and architectures for signal and image processing (DASIP'11) (2011).
23. Object Management Group (2011) A UML profile for MARTE, beta 1 specification.
24. Pimentel, A. D., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55(2): 99-111 (2006).
25. Sangiovanni-Vincentelli, A.: Quo vadis, SLD? Reasoning about the trends and challenges of system level design. In: Proceedings of the IEEE (2007).
26. Schirner, G., Dömer, R.: Quantitative analysis of the speed/accuracy trade-off in transaction level modeling. Trans. Embed. Comput. Syst. 8(1) (2008).
27. Schliecker, S., Rox, J., Negrean, M., Richter, K., Jersak, M., Ernst, R.: System level performance analysis for real-time automotive multicore and network architectures. IEEE Trans. Computer-aided Des. Integr. Circuits Syst. 28(7) (2009).
28. Viehl, A., Sander, B., Bringmann, O., Rosenstiel, W.: Integrated requirement evaluation of non-functional system-on-chip properties. In: Forum of specification and design languages (FDL'08) (2008).
29. Wild, T., Herkersdorf, A., Lee, GY.: TAPES-trace-based architecture performance evaluation with SystemC. Des. Autom. Embed. Syst. 10(2-3): 157-179 (2006).