Performance evaluation of an automotive distributed architecture based on HPAV communication protocol using a transaction level modeling approach

Conference on Design and Architectures for Signal and Image Processing, DASIP

Volumn , Issue , 2011, Pages 20-26

  Majdoub, Takieddine ^a   Le Nours, Sébastien ^a   Pasquier, Olivier ^a   Nouvel, Fabienne ^b  

^a UNIVERSITY OF NANTES   (France)

^b IETR   (France)

Author keywords

distributed architecture; performance evaluation; transaction level modeling

Indexed keywords

AUTOMOTIVE DOMAINS; COMMUNICATION INFRASTRUCTURE; COMMUNICATION LAYERS; DEVELOPMENT PROCESS; DISTRIBUTED ARCHITECTURE; ELECTRONIC CONTROLLER UNITS; MEMORY COST; MODELING APPROACH; NETWORKED EMBEDDED SYSTEMS; PERFORMANCE EVALUATION; RELIABLE MODELS; SIMULATION SPEED; SPECIFIC POWER; SYSTEMC; TIME PROPERTIES; TRANSACTION LEVEL MODELING; VIDEO-TRANSMISSION SYSTEM;

COMPUTER SIMULATION; EMBEDDED SYSTEMS; IMAGE COMMUNICATION SYSTEMS; IMAGE PROCESSING;

DESIGN;

EID: 84857743621     PISSN: 21649766     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DASIP.2011.6136848     Document Type: Conference Paper

References (17)

1. E. Frank, R. Wilhelm, R. Ernst, et al. "Methods, tools and standards for the analysis, evaluation and design of modern automotive architectures", in Proceedings of Design Automation and Test in Europe (DATE), 2008.
2. F. Ghenassia, Transaction-level modeling with SystemC: TLM concepts and applications for embedded systems, Springer, 2005.
3. Open SystemC Initiative (OSCI), "Functional specification for SystemC 2.0", http://www.systemc.org
4. AUTOSAR partnership. http://www.autosar.org
5. S. Schliecker, J. Rox, M. Negrean, K. Richter, M. Jersak, and R. Ernst, "System level performance analysis for real-time automotive multicore and network architectures", IEEE Transactions on computer-aided design of integrated circuits and systems, vol. 28, no. 7, 2009.
6. W. Ecker, W. Muller, and R. Dömer, Hardware-dependent software-Principles and practice, Springer, 2009.
7. M. Damm, J. Moreno, J. Haase, and C. Grimm, "Using transaction level modeling techniques for wireless sensor network simulation", in Proceedings of Design Automation and Test in Europe (DATE), 2010.
8. M. Gries, "Methods for evaluating and covering the design space during early design development", Integration, the VLSI Journal, vol. 38, no. 2, pp. 131-183, 2004.
9. T. Wild, A. Herkersdorf, and G.-Y. Lee, "TAPES-trace-based architecture performance evaluation with SystemC", Design Automation for Embedded Systems, vol. 10, no. 2-3, pp. 157-179, 2006.
10. A. Viehl, B. Sander, O. Bringmann, and W. Rosenstiel, "Integrated requirement evaluation of non-functional system-onchip properties", in Proceedings of the Forum of specification and Design Languages (FDL'08), Stuttgart, Germany, September 2008.
11. J. Kreku, M. Hoppari, T. Kestilä, et al., "Combining UML2 application and SystemC platform modelling for performance evaluation of real-time embedded systems", EURASIP Journal on Embedded Systems, vol. 2008, 2008.
12. T. Arpinen, E. Salminen, T. Hämäläinen, and M. Hännikäinen, "Performance evaluation of UML2-modeled embedded streaming applications with system-level simulation", EURASIP Journal on Embedded Systems, vol. 2009, 2009.
13. Object Management Group (OMG), "A UML profile for MARTE, beta 1 specification", August 2007.
14. J. P. Calvez, Embedded real-time systems: a specific and design methodology, John Wiley & Sons, May, 1993.
15. Website of CIFAER project, www.insa-rennes.fr/ietr-cifaer
16. Official website of the HomePlug Powerline Alliance (HPA). HomePlug Powerline Alliance. [Online]. Available: http://www.homeplug.org
17. CoFluent Design, http://www.cofluentdesign.com/