State-preserving vs. non-state-preserving leakage control in caches

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2004, Pages 22-29

  Yingmin, Li ^a   Parikh, Dharmesh ^a   Zhang, Yan ^a   Sankaranarayanan, Karthik ^a   Stan, Mircea ^a   Skadron, Kevin ^a  

^a University of Virginia   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL MODELING; EFFECTIVE DYNAMICS; EFFECTS OF TEMPERATURE; ENERGY EFFICIENT; GATE OXIDE THICKNESS; OPERATING CONDITION; OPERATING PARAMETERS; TECHNOLOGY PARAMETERS;

CACHE MEMORY; ENERGY EFFICIENCY; EXHIBITIONS;

LEAKAGE CURRENTS;

EID: 84893762057     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268822     Document Type: Conference Paper

References (22)

1. A. Alvandpour, R. Krishnamurthy, K. Soumyanath, and S. Borkar. A low-leakage dynamic multi-ported register file in 0. 13um CMOS. In Proc. ISLPED 2001, pages 68-71, Aug. 2001.
2. U. C. Berkeley. BSIM3v3. 1 SPICE MOS device models, 1997. http://wwwdevice. EECS. Berkeley. EDU/bsim3/.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proc. ISCA-27, pages 83-94, June 2000.
4. J. A. Butts and G. S. Sohi. A static power model for architects. In Proc. Micro-33, pages 191-201, Dec. 2000.
5. A. Buyuktosunoglu, D. H. Albonesi, P. Bose, P. W. Cook, , and S. E. Schuster. Tradeoffs in power-efficient issue queue design. In Proc. ISLPED 2002, pages 184-189, Aug. 2002.
6. S. Dropsho, V. Kursun, D. H. Albonesi, S. Dwarkadas, and E. G. Friedman. Managing static leakage energy in microprocessor functional units. In Proc. Micro-35, pages 321-32, Nov. 2002.
7. K. Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. In Proc. ISCA-29, pages 147-57, May 2002.
8. D. Folegnani and A. Gonzalez. Energy-effective issue logic. In Proc. ISCA-28, pages 248-59, June. 2001.
9. H. Hanson. Personal communication. May. 2003.
10. H. Hanson et al. Static energy reduction techniques for microprocessor caches. In Proc. ICCD 2001, pages 276-83, Sept. 2001.
11. S. Heo, K. Barr, M. Hampton, and K. Asanovic. Dynamic fine-grain leakage reduction using leakage-biased bitlines. In Proc. ISCA-29, pages 137-47, May 2002.
12. Z. Hu, P. Juang, K. Skadron, D. Clark, and M. Martonosi. Applying decay strategies to branch predictors for leakage energy savings. In Proc. ICCD 2002, pages 442-45, Sept. 2002.
13. S. Kaxiras, Z. Hu, and M. Martonosi. Cache decay: Exploiting generational behavior to reduce cache leakage power. In Proc. ISCA-28, pages 240-251, July 2001.
14. A. Keshavarzi et al. Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs. In Proc. ISLPED 2001, pages 207-12, Aug. 2001.
15. R. E. Kessler, E. J. McLellan, and D. A. Webb. The Alpha 21264 microprocessor architecture. In Proc. ICCD 1998, pages 90-95, Oct. 1998.
16. K. Nii et al. A low power SRAM using auto-backgatecontrolled MT-CMOS. In Proc. ISLPED 1998, pages 293-98, Aug. 1998.
17. Aim-Spice Home Page. http://www.aimspice. com.
18. M. Powell, S.-H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories. In Proc. ISLPED 2000, pages 90-95, July 2000.
19. SIA. International Technology Roadmap for Semiconductors, 2001.
20. S. Velusamy, K. Sankaranarayanan, D. Parikh, T. Abdelzaher, and K. Skadron. Adaptive cache decay using formal feedback control. In Proc. WMPI-2, May 2002.
21. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. Hotleakage: A temperature-Aware model of subthreshold and gate leakage for architects. Technical Report CS-2003-05, U. Va. Dept. of Computer Science, Mar. 2003.
22. H. Zhou, M. Toburen, E. Rotenberg, and T. Conte. Adaptive mode control: A static-power-efficient cache design. In Proc. PACT 2001, Sept. 2001.