-
3
-
-
79951576405
-
Schedule optimization of time-triggered systems communicating over the FlexRay static segment
-
H. Zeng, M. Di Natale, A. Ghosal, and A. Sangiovanni-Vincentelli Schedule optimization of time-triggered systems communicating over the FlexRay static segment IEEE Transactions on Industrial Informatics 7 1 February 2011 1 17
-
(2011)
IEEE Transactions on Industrial Informatics
, vol.7
, Issue.1
, pp. 1-17
-
-
Zeng, H.1
Di Natale, M.2
Ghosal, A.3
Sangiovanni-Vincentelli, A.4
-
4
-
-
84859976339
-
Modular scheduling of distributed heterogeneous time-triggered automotive systems
-
M. Lukasiewycz, R. Schneider, D. Goswami, S. Chakraborty, Modular scheduling of distributed heterogeneous time-triggered automotive systems, Asia and South Pacific Design Automation Conference, 2012.
-
(2012)
Asia and South Pacific Design Automation Conference
-
-
Lukasiewycz, M.1
Schneider, R.2
Goswami, D.3
Chakraborty, S.4
-
6
-
-
33646800850
-
The synchronous languages 12 years later
-
A. Benveniste, P. Caspi, S.A. Edwards, N. Halbwachs, P. Le Guernic, and R. de Simone The synchronous languages 12 years later Proceedings of the IEEE 91 1 January 2003 64 83
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.1
, pp. 64-83
-
-
Benveniste, A.1
Caspi, P.2
Edwards, S.A.3
Halbwachs, N.4
Le Guernic, P.5
De Simone, R.6
-
7
-
-
84889089974
-
-
(retrieved on 31.12.12)
-
SCADE Suite Product. Available at: < http://www.esterel-technologies. com/products/scade-suite > (retrieved on 31.12.12).
-
SCADE Suite Product
-
-
-
9
-
-
84877226647
-
-
(retrieved on 31.12.12)
-
Prover Technology. Available at: < http://www.prover.com > (retrieved on 31.12.12).
-
Prover Technology
-
-
-
10
-
-
0141684229
-
The time-triggered architecture
-
H. Kopetz, and G. Bauer The time-triggered architecture Proceedings of the IEEE 91 1 2003 112 126
-
(2003)
Proceedings of the IEEE
, vol.91
, Issue.1
, pp. 112-126
-
-
Kopetz, H.1
Bauer, G.2
-
11
-
-
0242527400
-
From Simulink to SCADE/Lustre to TTA: A layered approach for distributed embedded applications
-
P. Caspi, A. Curic, A.Maignan, C. Sofronis, S. Tripakis, P. Niebert, From Simulink to SCADE/Lustre to TTA: a layered approach for distributed embedded applications, ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems, 2003.
-
(2003)
ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems
-
-
Caspi, P.1
Curic, A.2
Maignan, A.3
Sofronis, C.4
Tripakis, S.5
Niebert, P.6
-
12
-
-
85072362771
-
Time determinism and semantics preservation in the implementation of distributed functions over FlexRay
-
M. Di Natale, H. Zeng, Time determinism and semantics preservation in the implementation of distributed functions over FlexRay, Society of Automotive Engineers World Congress, 2010.
-
(2010)
Society of Automotive Engineers World Congress
-
-
Di Natale, M.1
Zeng, H.2
-
13
-
-
33744517553
-
Concurrency in synchronous systems
-
DOI 10.1007/s10703-006-7844-8, Formal Methods for Globally Asynchronous and Locally Synchronous (GALS) Systems
-
D. Potop-Butucaru, B. Caillaud, and A. Benveniste Concurrency in synchronous systems Formal Methods in System Design 28 2 2006 111 130 (Pubitemid 43814127)
-
(2006)
Formal Methods in System Design
, vol.28
, Issue.2
, pp. 111-130
-
-
Potop-Butucaru, D.1
Caillaud, B.2
Benveniste, A.3
-
14
-
-
62949132157
-
Time-robust discrete control over networked loosely time-triggered architectures
-
P. Caspi, A. Benveniste, Time-robust discrete control over networked loosely time-triggered architectures, IEEE Control and Decision Conference, 2008.
-
(2008)
IEEE Control and Decision Conference
-
-
Caspi, P.1
Benveniste, A.2
-
16
-
-
51349124945
-
Implementing synchronous models on loosely time-triggered architectures
-
S. Tripakis, C. Pinello, A. Benveniste, A. Sangiovanni-Vincentelli, P. Caspi, and M. Di Natale Implementing synchronous models on loosely time-triggered architectures IEEE Transactions on Computers 57 10 2008 1300 1314
-
(2008)
IEEE Transactions on Computers
, vol.57
, Issue.10
, pp. 1300-1314
-
-
Tripakis, S.1
Pinello, C.2
Benveniste, A.3
Sangiovanni-Vincentelli, A.4
Caspi, P.5
Di Natale, M.6
-
17
-
-
19344368232
-
Models of computation and languages for embedded system design
-
DOI 10.1049/ip-cdt:20045098, Embedded Microelectronic Systems: Status and Trends (Part 1)
-
A. Jantsch, and I. Sander Models of computation and languages for embedded system design IEEE Proceedings on Computers and Digital Techniques 152 2 2005 114 129 (Pubitemid 40718620)
-
(2005)
IEE Proceedings: Computers and Digital Techniques
, vol.152
, Issue.2
, pp. 114-129
-
-
Jantsch, A.1
Sander, I.2
-
19
-
-
0026220920
-
The ESTEREL language
-
DOI 10.1109/5.97299
-
F. Boussinot, R. de Simone, The Esterel language, in: Proceedings of the IEEE, vol. 79, 1991, pp. 1293-1304. (Pubitemid 21738063)
-
(1991)
Proceedings of the IEEE
, vol.79
, Issue.9
, pp. 1293-1304
-
-
Boussinot, F.1
De Simone, R.2
-
20
-
-
85022163068
-
LUSTRE: A declarative language for programming synchronous systems
-
Munich
-
P. Caspi, D. Pilaud, N. Halbwachs, J.A. Plaice, LUSTRE: a declarative language for programming synchronous systems, in: ACM Symp. Principles Program. Lang. (POPL), Munich, 1987, pp. 178-188.
-
(1987)
ACM Symp. Principles Program. Lang. (POPL)
, pp. 178-188
-
-
Caspi, P.1
Pilaud, D.2
Halbwachs, N.3
Plaice, J.A.4
-
21
-
-
58449100763
-
A multi-periodic synchronous data-flow language
-
Nanjing, Dec.
-
J. Forget, F. Boniol, D. Lesens, C. Pagetti, A multi-periodic synchronous data-flow language, in: 11th IEEE High Assurance Systems Engineering Symposium (HASE'08), Nanjing, Dec. 2008.
-
(2008)
11th IEEE High Assurance Systems Engineering Symposium (HASE'08)
-
-
Forget, J.1
Boniol, F.2
Lesens, D.3
Pagetti, C.4
-
22
-
-
0026953373
-
Esterel synchronous programming language: Design, semantics, implementation
-
DOI 10.1016/0167-6423(92)90005-V
-
G. Berry, and G. Gonthier The Esterel synchronous programming language: design, semantics, implementation Science of Computer Programming 19 1992 87 152 (Pubitemid 23582985)
-
(1992)
Science of Computer Programming
, vol.19
, Issue.2
, pp. 87-152
-
-
Berry Gerard1
Gonthier Georges2
-
23
-
-
0036473766
-
An Esterel compiler for large control-dominated systems
-
Feb.
-
S.A. Edwards, An Esterel compiler for large control-dominated systems. in: IEEE Trans. Computer-Aided Design, vol. 21, Feb. 2002.
-
(2002)
IEEE Trans. Computer-Aided Design
, vol.21
-
-
Edwards, S.A.1
-
24
-
-
0034592459
-
Efficient compilation of Esterel for real-time embedded systems
-
San Jose, CA, Nov.
-
D. Weil, V. Berlin, E. Closse, M. Poize, P. Venier, J. Pulou, Efficient compilation of Esterel for real-time embedded systems, in: Proc. Int. Conf. Compilers, Architecture, and Synthesis for Embedded Syst., San Jose, CA, Nov. 2000, pp. 2-8.
-
(2000)
Proc. Int. Conf. Compilers, Architecture, and Synthesis for Embedded Syst.
, pp. 2-8
-
-
Weil, D.1
Berlin, V.2
Closse, E.3
Poize, M.4
Venier, P.5
Pulou, J.6
-
26
-
-
0023138886
-
Static scheduling of synchronous data flow programs for digital signal processing
-
E.A. Lee, and D.G. Messerschmitt Static scheduling of synchronous data flow programs for digital signal processing IEEE Transactions on Computers 36 1 1987 24 35
-
(1987)
IEEE Transactions on Computers
, vol.36
, Issue.1
, pp. 24-35
-
-
Lee, E.A.1
Messerschmitt, D.G.2
-
29
-
-
70349260471
-
A generalized static data flow clustering algorithm for MPSOC scheduling of multimedia applications
-
J. Falk, J. Keinert, C. Haubelt, J. Teich, S. Bhattacharyya, A generalized static data flow clustering algorithm for MPSOC scheduling of multimedia applications, ACM International Conference on Embedded Software, 2008.
-
(2008)
ACM International Conference on Embedded Software
-
-
Falk, J.1
Keinert, J.2
Haubelt, C.3
Teich, J.4
Bhattacharyya, S.5
-
30
-
-
0035426076
-
FunState - An internal design representation for codesign
-
DOI 10.1109/92.931229, PII S1063821001033546
-
K. Strehl, L. Thiele, M. Gries, D. Ziegenbein, R. Ernst, and J. Teich FunState - an internal design representation for codesign IEEE Transactions on Very Large Scale Integration (VLSI) 9 4 2001 524 544 (Pubitemid 32680576)
-
(2001)
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
, vol.9
, Issue.4
, pp. 524-544
-
-
Strehl, K.1
Thiele, L.2
Gries, M.3
Ziegenbein, D.4
Ernst, R.5
Teich, J.6
-
31
-
-
0018005391
-
Communicating sequential processes
-
C.A.R. Hoare Communicating sequential processes Communications of the ACM 21 8 1978 666 676
-
(1978)
Communications of the ACM
, vol.21
, Issue.8
, pp. 666-676
-
-
Hoare, C.A.R.1
-
32
-
-
0023365727
-
STATECHARTS: A visual formalism for complex systems
-
DOI 10.1016/0167-6423(87)90035-9
-
D. Harel Statecharts: a visual formalism for complex systems Science of Computer Programming 8 3 June 1987 231 274 (Pubitemid 17617706)
-
(1987)
Science of Computer Programming
, vol.8
, Issue.3
, pp. 231-274
-
-
Harel David1
-
35
-
-
0030661307
-
Optimized software synthesis for synchronous dataflow
-
Washington, DC, USA
-
Bhattacharyya, S.S., Murthy, P.K., Lee, E.A. Optimized software synthesis for synchronous dataflow, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, Washington, DC, USA, 1997.
-
(1997)
Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
-
-
Bhattacharyya, S.S.1
Murthy, P.K.2
Lee, E.A.3
-
36
-
-
47849094228
-
Tasks mapping in multicore based system: Hybrid ACO&GA approach
-
Li, M., Wang, H., Li, P., Tasks mapping in multicore based system: Hybrid ACO&GA approach, Proceedings of the International Conference on ASIC, 2003.
-
(2003)
Proceedings of the International Conference on ASIC
-
-
Li, M.1
Wang, H.2
Li, P.3
-
38
-
-
0031096921
-
An algorithm for hardware/software partitioning using mixed integer linear programming
-
R. Niemann, P. Marwedel, An algorithm for hardware/software partitioning using mixed integer linear programming. Design Automation for Embedded Systems, vol. 2 (2), March 1997, pp 165-193. (Pubitemid 127506131)
-
(1997)
Design Automation for Embedded Systems
, vol.2
, Issue.2
, pp. 165-193
-
-
Niemann, R.1
Marwedel, P.2
-
39
-
-
2142658756
-
Schedulability-driven communication synthesis for time triggered embedded systems
-
P. Pop, P. Eles, and Z. Peng Schedulability-driven communication synthesis for time triggered embedded systems Real-Time Systems 26 3 2004 297 325
-
(2004)
Real-Time Systems
, vol.26
, Issue.3
, pp. 297-325
-
-
Pop, P.1
Eles, P.2
Peng, Z.3
-
41
-
-
66449109437
-
Message scheduling for the flexray protocol: The static segment
-
K. Schmidt, and E.G. Schmidt Message scheduling for the flexray protocol: the static segment IEEE Transactions on Vehicular Technology 58 5 2008 2170 2179
-
(2008)
IEEE Transactions on Vehicular Technology
, vol.58
, Issue.5
, pp. 2170-2179
-
-
Schmidt, K.1
Schmidt, E.G.2
-
43
-
-
80455129099
-
Reliability-aware frame packing for the static segment of FlexRay
-
B. Tanasa, U. Bordoloi, P. Eles, Z. Peng, Reliability-aware frame packing for the static segment of FlexRay, ACM International Conference on Embedded Software, 2011.
-
(2011)
ACM International Conference on Embedded Software
-
-
Tanasa, B.1
Bordoloi, U.2
Eles, P.3
Peng, Z.4
-
45
-
-
40149112316
-
Timing analysis of the FlexRay communication protocol
-
DOI 10.1007/s11241-007-9040-3, Special Issue: Euromicro Conference on Real-Time Systems 2006 Guest Editor: Giuseppe Lipari
-
T. Pop, P. Pop, P. Eles, Z. Peng, and A. Andrei Timing analysis of the FlexRay communication protocol Real-Time Systems 39 1-3 2008 205 235 (Pubitemid 351326994)
-
(2008)
Real-Time Systems
, vol.39
, Issue.1-3
, pp. 205-235
-
-
Pop, T.1
Pop, P.2
Eles, P.3
Peng, Z.4
Andrei, A.5
-
47
-
-
48649106160
-
Definition of task allocation and priority assignment in hard real-time distributed systems
-
W. Zheng, Q. Zhu, M. Di Natale, A. Sangiovanni-Vincentelli, Definition of task allocation and priority assignment in hard real-time distributed systems, IEEE Real-Time Systems Symposium, 2007.
-
(2007)
IEEE Real-Time Systems Symposium
-
-
Zheng, W.1
Zhu, Q.2
Di Natale, M.3
Sangiovanni-Vincentelli, A.4
-
48
-
-
84872479035
-
Optimization of task allocation and priority assignment in hard real-time distributed systems
-
Q. Zhu, H. Zeng, W. Zheng, M. Di Natale, and A. Sangiovanni-Vincentelli Optimization of task allocation and priority assignment in hard real-time distributed systems ACM Transactions on Embedded Computing Systems 11 4 2012 85
-
(2012)
ACM Transactions on Embedded Computing Systems
, vol.11
, Issue.4
, pp. 85
-
-
Zhu, Q.1
Zeng, H.2
Zheng, W.3
Di Natale, M.4
Sangiovanni-Vincentelli, A.5
-
50
-
-
70350053151
-
Integrated scheduling and synthesis of control applications on distributed embedded systems
-
S. Samii, A. Cervin, P. Eles, Z. Peng. Integrated scheduling and synthesis of control applications on distributed embedded systems. Conference on Design, Automation and Test in Europe, 2009.
-
(2009)
Conference on Design, Automation and Test in Europe
-
-
Samii, S.1
Cervin, A.2
Eles, P.3
Peng, Z.4
-
51
-
-
38949184546
-
RTSAT- an optimal and efficient approach to the task allocation problem in distributed architectures
-
A. Metzner and C. Herde. RTSAT- an optimal and efficient approach to the task allocation problem in distributed architectures. IEEE Real-Time Systems, Symposium, 2006.
-
(2006)
IEEE Real-Time Systems, Symposium
-
-
Metzner, A.1
Herde, C.2
-
52
-
-
77957752779
-
Stressing search with scenarios for flexible solutions to real-time task allocation problems
-
P. Emberson, and I. Bate Stressing search with scenarios for flexible solutions to real-time task allocation problems IEEE Transactions on Software Engineering 36 5 2010 704 718
-
(2010)
IEEE Transactions on Software Engineering
, vol.36
, Issue.5
, pp. 704-718
-
-
Emberson, P.1
Bate, I.2
-
54
-
-
77951161656
-
Mixed-integer models for non-separable piecewise linear optimization: Unifying framework and extensions
-
J.P. Vielma, S. Ahmed, and G. Nemhauser Mixed-integer models for non-separable piecewise linear optimization: unifying framework and extensions Operations Research 58 2010 303 315
-
(2010)
Operations Research
, vol.58
, pp. 303-315
-
-
Vielma, J.P.1
Ahmed, S.2
Nemhauser, G.3
-
57
-
-
79951553103
-
-
(retrieved on 31.12.12)
-
CPLEX Optimizer. Available at: < http://www.ibm.com/software/commerce/ optimization/cplex-optimizer/ (retrieved on 31.12.12).
-
CPLEX Optimizer
-
-
|