Improving platform-based system synthesis by satisfiability Modulo theories solving

Embedded Systems Week 2010 - Proceedings of the 8th IEEE/ACM/IFIP International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CODES+ISSS'2010

Volumn , Issue , 2010, Pages 135-144

  Reimann, Felix ^a   Glab, Michael ^a   Haubelt, Christian ^a   Eberl, Michael ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATIC SYSTEMS; EARLY LEARNING; LINEAR CONSTRAINTS; NETWORK DESIGN; NON-FUNCTIONAL; NON-LINEAR CONSTRAINTS; PARTIAL IMPLEMENTATION; PERFORMANCE ANALYSIS; PLATFORM BASED DESIGN; RUNTIMES; SATISFIABILITY MODULO THEORIES; STRINGENT CONSTRAINTS; SYSTEM COMPLEXITY; SYSTEM SYNTHESIS; TIMING CONSTRAINTS;

DESIGN; FORMAL LOGIC; TIMING CIRCUITS; COBALT COMPOUNDS;

EMBEDDED SYSTEMS; FORMAL LOGIC;

EID: 78650672427     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1878961.1878986     Document Type: Conference Paper

References (23)

1. F. Balarin, Y. Watanabe, H. Hsieh, L. Lavagno, C. Passerone, and A. Sangiovanni-Vincentelli. Metropolis: An integrated electronic system design environment. IEEE Computer, 36(4):45-52, Apr. 2003.
2. C. Barrett and S. Berezin. CVC Lite: A New Implementation of the Cooperating Validity Checker. In Proc. of CAV '04, pages 515-518, 2004.
3. T. Blickle, J. Teich, and L. Thiele. System-Level Synthesis Using Evolutionary Algorithms. Design Automation for Embedded Systems, 3(1):23-62, 1998.
4. M. Davis, G. Logemann, and D. Loveland. A machine program for theorem-proving. Comm. of the ACM, 5(7):394-397, 1962.
5. R. Dömer, A. Gerstlauer, J. Peng, D. Shin, L. Cai, H. Yu, S. Abdi, and D. Gajski. System-on-Chip Environment: A SpecC-based Framework for Heterogeneous MPSoC Design. EURASIP Journal on Embedded Systems, 2008(647953):13, 2008.
6. B. Dutertre and L. de Moura. A Fast Linear-Arithmetic Solver for DPLL(T). In Proc. of CAV '06, pages 81-94, 2006.
7. M. Glaß, M. Lukasiewycz, J. Teich, U. Bordoloi, and S. Chakraborty. Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis. In Proceedings of the 2009 ACM/EDAC/IEEE Design Automation Conference (DAC '09), pages 43-46, San Francisco, USA, July 2009.
8. M. Gries. Methods for Evaluating and Covering the Design Space During Early Design Development. Integration, The VLSI Journal, 38(2):131-183, 2004.
9. A. Hagiescu, U. D. Bordoloi, S. Chakraborty, P. Sampath, P. V. V. Ganesan, and S. Ramesh. Performance analysis of FlexRay-based ECU networks. In Proc. of DAC '07, pages 284-289, 2007.
10. C. Haubelt, J. Teich, R. Feldmann, and B. Monien. SAT-based techniques in system design. In Proc. of DAC '03, pages 1168-1169, 2003.
11. J. Huang and A. Darwiche. A Structure-based Variable Ordering Heuristic for SAT. In Proc. of IJCAI '03, pages 1167-1172, 2003.
12. K. Keutzer, A. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System-Level Design: Orthogonalization of Concerns and Platform-Based Design. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 19(12):1523-1543, 2000.
13. S. Kwon, Y. Kim, W.-C. Jeun, S. Ha, and Y. Paek. A Retargetable Parallel Programming Framework for MPSoC. ACM Trans. Design Automation of Electronic Systems, 13(3), 2008.
14. S. K. Lahiri and S. A. Seshia. The UCLID Decision Procedure. In Proc. of CAV '04, pages 475-478, 2004.
15. M. Lukasiewycz, M. Glaß, C. Haubelt, and J. Teich. Effcient Symbolic Multi-Objective Design Space Exploration. In Proc. of ASPDAC '08, pages 691-696, 2008.
16. S. Neema. System Level Synthesis of Adaptive Computing Systems. PhD thesis, Vanderbilt University, Nashville, Tennessee, May 2001.
17. R. Niemann and P. Marwedel. An algorithm for hardware/software partitioning using mixed Integer Linear Programming. Design Automation for Embedded Systems, 2(2):165-193, 1997.
18. R. Nieuwenhuis and A. Oliveras. DPLL(T) with Exhaustive Theory Propagation and Its Application to Difference Logic. In Proc. of CAV '05, pages 321-334, 2005.
19. H. Nikolov, M. Thompson, T. Stefanov, A. D. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. F. Deprettere. Daedalus: Toward Composable Multimedia MP-SoC Design. In Proc. of DAC '08, pages 574-579, June 2008.
20. M. Prasad, A. Biere, and A. Gupta. A Survey of Recent Advances in SAT-Based Formal Verification. Int. Journal on Software Tools for Technology Transfer (STTT), 7(2):156-173, 2005.
21. L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping Applications to Tiled Multiprocessor Embedded Systems. In Proc. of ACSD '07, pages 29-40, 2007.
22. E. Wandeler and L. Thiele. Real-Time Calculus (RTC) Toolbox. http://www.mpa.ethz.ch/Rtctoolbox 2006.
23. E. Wandeler, L. Thiele, M. Verhoef, and P. Lieverse. System architecture evaluation using modular performance analysis: a case study. Int. Journal on Software Tools for Technology Transfer (STTT), 8(6):649-667, 2006.