A generalized static data flow clustering algorithm for MPSoC scheduling of multimedia applications

Proceedings of the 8th ACM International Conference on Embedded Software, EMSOFT'08

Volumn , Issue , 2008, Pages 189-198

  Falk, Joachim ^a   Keinert, Joachim ^a   Haubelt, Christian ^a   Teich, Jürgen ^a   Bhattacharyya, Shuvra S ^b  

^a UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

^b UNIVERSITY OF MARYLAND   (United States)

Author keywords

Actor oriented design; MPSOC scheduling; Software synthesis

Indexed keywords

COMPUTATION THEORY; DATA FLOW ANALYSIS; DATA TRANSFER; EMBEDDED SOFTWARE; MULTIPROCESSING SYSTEMS; SCHEDULING; SCHEDULING ALGORITHMS; SYSTEM-ON-CHIP;

ACTOR-ORIENTED DESIGN; CLUSTERING APPROACH; GLOBAL PERFORMANCE; MULTI PROCESSOR SYSTEM ON CHIPS; MULTIMEDIA APPLICATIONS; SOFTWARE SYNTHESIS; SYNCHRONOUS DATA FLOW; SYSTEM REPRESENTATION;

CLUSTERING ALGORITHMS;

EID: 70349260471     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1450058.1450084     Document Type: Conference Paper

References (19)

1. S. Abdi, J. Peng, H. Yu, D. Shin, A. Gerstlauer, R. Doemer, and D. Gajski. System-on-Chip Environment (SCE Version 2.2.0 beta): Tutorial. UC Irvine, Irvine, CA, July 2003. Tech. Rep. CECS-TR-03-41.
2. S. S. Bhattacharyya, J. T. Buck, S. Ha, and E. A. Lee. Generating Compact Code from Dataflow Specifications of Multirate Signal Processing Algorithms. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 42(3):138-150, Mar. 1995.
3. S. S. Bhattacharyya and E. A. Lee. Scheduling synchronous dataflow graphs for efficient looping. J. VLSI Signal Process. Syst., 6(3):271-288, 1993.
4. S. S. Bhattacharyya, P. Murthy, and E. Lee. APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations. Journal of Design Automation for Embedded Systems, Jan. 1997.
5. G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete. Cyclo-Static Dataflow. IEEE Transaction on Signal Processing, 44(2):397-408, Feb. 1996.
6. J. T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded, Memory using the Token Flow Model. PhD thesis, Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, September 1993.
7. C. Choi and S. Ha. Software synthesis for dynamic data flow graph. In Proceedings of the International Workshop on Rapid System Prototyping, 1997.
8. S. A. Edwards and O. Tardieu. SHIM: A Deterministic Model for Heterogeneous Embedded Systems. In Proceedings of EMSOFT, pages 264-272, 2005.
9. C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich. A SystemC-based Design Methodology for Digital Signal Processing Systems. EURASIP Journal on Embedded Systems, Special Issue on Embedded Digital Signal Processing Systems, 2007:Article ID 47580, 2007.
10. C. Hsu and S. S. Bhattacharyya. Cycle-Breaking Techniques for Scheduling Synchronous Dataflow Graphs. Technical Report UMIACS-TR-2007-12, Institute for Advanced Computer Studies, University of Maryland at College Park, Feb. 2007.
11. A. A. Jerraya, A. Bouchhim, and F. Pétrot. Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC. In Proceedings of DAC, pages 280-285, 2006.
12. G. Kahn. The semantics of simple language for parallel programming. In IFIP Congress, pages 471-475, 1974.
13. T. Kangas, P. Kukkala, H. Orsila, E. Salminen, M. Hännikäinen, T. D. Hämäläinen, J. Riihimäki, and K. Kuusilinna. UML-Based Multiprocessor SoC Design Framework. ACM Transactions on Embedded, Computing Systems, 5(2):281-320, May 2006.
14. V. Kianzad and S. S. Bhattacharyya. Efficient Techniques for Clustering and Scheduling onto Embedded Multiprocessors. IEEE Trans. Parallel Distrib. Syst., 17(7):667-680, 2006.
15. E. A. Lee and D. G. Messerschmitt. Synchronous Data Flow. Proceedings of the IEEE, 75(9):1235-1245, Sept. 1987.
16. E. A. Lee and D. G. Messerschmitt. Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing. IEEE Transactions on Computers, C-36(1):24-35, Jan. 1987.
17. J. L. Pino, S. S. Bhattacharyya, and E. A. Lee. A Hierarchical Multiprocessor Scheduling System for DSP Applications. In Proc. Conf. on Signals, Systems, and Computers, volume 1, pages 122-126, Nov. 1995.
18. M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-Vincentelli. Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets. In Application and Theory of Petri Nets 1999. 20th International Conference, ICATPN'99, June 1999.
19. M. Thompson, H. Nikolov, T. Stefanov, A. Pimentel, C. Erbas, S. Polstra, and E. Deprettere. A Framework for Rapid System-level Exploration, Synthesis, and Programming of Multimedia MP-SoCs. In Proceedings of CODES-ISSS'07, pages 9-14, 2007.