TDMA time slot and turn optimization with evolutionary search techniques

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 312-317

  Hamann, Arne ^a   Ernst, Rolf ^a  

^a TECHNICAL UNIVERSITY OF BRAUNSCHWEIG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; EVOLUTIONARY ALGORITHMS; HEURISTIC METHODS; OPTIMIZATION; PROBLEM SOLVING; SCHEDULING;

BINARY VARIATION OPERATORS; EVOLUTIONARY SEARCH; LOCAL MINIMA; SCHEDULED RESOURCES;

TIME DIVISION MULTIPLE ACCESS;

EID: 33646912489     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.299     Document Type: Conference Paper

References (12)

1. Stefan Bleuler, Marco Laumanns, Lothar Thiele, and Eckart Zitzler. PISA - a platform and programming language independent interface for search algorithms. http:/www.tik,ee.ethz.ch/pisa/.
2. C. Erbas, S.C. Erbas, and A.D. Pimentel. A Multiobjective Optimization Model for Exploring Multiprocessor Mappings of Process Networks. In Proc. of the International Conference on HW/SW Codesign and System Synthesis (CODES-ISSS '03), Newport Beach. USA, October 2003.
3. J.J.G. Garcia and M.G. Harbour. Optimized priority assignment for tasks and messages in distributed real-time systems. In Proc. Workshop on Parallel and Distributed Real-Time Systems, 1995.
4. T. Givargis and F. Vahid. Platune: A tuning framework for system-on-a-chip platforms. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v21, n11, 2002.
5. A. Hamann, M. Jersak, K. Richter, and R. Ernst. Design Space Exploration and System Optimization with SymTA/S - Symbolic Timing Analysis for Systems. In Proc. 25th International Real-Time Systems Symposium (RTSS'04). Lisbon. Portugal, 2004.
6. Arne Hamann, Rafik Henia, Marek Jersak, Razvan Racu, Kai Richter, and Rolf Ernst. SymTA/S - Symbolic Timing Analysis for Systems, http://www.symta. org/.
7. A. Maxiaguine, S. Künzli, S. Chakraborty, and L. Thiele. Rate analysis for streaming applications with on-chip buffer constraints. In Proc. Asia and South Pacific Design Automation Conference (ASP-DAC), pages 131-136, Yokohama, Japan, January 2004.
8. A.D. Pimentel, P. Lieverse, P. van der Wolf, L.O. Hertzberger, and E.F. Deprettere, Exploring embedded-systems architectures with Artemis. In IEEE Computer, November 2001.
9. Paul Pop, Petru Eles, Zebo Peng, Viacheslav Izosimov, Magnus Hellring, and Olof Bridal. Design optimization of multi-cluster embedded systems for real-time applications. In Proc. of Design, Automation and Test in Europe (DATE'04), Paris, France, 2004.
10. G. Snider. Automated design space exploration for embedded computer systems. Technical Report HPL-2001-220, Hewlett-Packard Laboratories, 2001.
11. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli, A framework for evaluating design tradeoffs in packet processing architectures. In Proc. 39th Design Automation Conference (DAC), pages 880-885, New Orleans, USA, 2002. ACM Press.
12. Eckart Zitzler, Marco Laumanns, and Lothar Thiele. SPEA2: Improving the Strength Pareto Evolutionary Algorithm. Technical Report 103, Gloriastrasse 35, CH-8092 Zurich, Switzerland, 2001.