System-level process variability compensation on memory organizations of dynamic applications: A case study

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn , Issue , 2006, Pages 376-382

  Sanz, C ^a   Prieto, M ^a   Papanikolaou, A ^b   Miranda, M ^b   Catthoor, F ^b  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION TIMING; CODE TRANSFORMATION; DYNAMIC APPLICATIONS; ENERGY OVERHEADS; MEMORY ORGANIZATIONS; NEW APPLICATIONS; PROCESS VARIABILITY; SYSTEM LEVELS;

ENERGY UTILIZATION;

COSINE TRANSFORMS;

EID: 84886731348     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2006.129     Document Type: Conference Paper

References (22)

1. M. Palkovic, E. Brockmeyer et al., "Systematic preprocessing of data dependent constructs for embedded systems", PATMOS 2005.
2. K. Lagerstrom, "Design and Implementation of an MP3 Decoder", M.Sc. thesis, Chalmers University of Technology, Sweden, May 2001.
3. S. Borkar, T. Karnik, V. De, "Design and reliability challenges in nanometer technologies", Proc. of DAC, pp.75, 2004.
4. Azevedo, A., Issenin et al., "Profile-based dynamic voltage scheduling using program checkpoints", Proc. of DATE, March 2002, pp.168-175.
5. Sunghyun Lee, Sungjoo Yoo, Kiyoung Choi, "An intra-task dynamic voltage scaling method for SoC design with hierarchical FSM and synchronous dataflow model", Proc. of ISLPED, 2002, pp.84-87.
6. Jaewon Seo, Taewhan Kim, Ki-Seok Chung, "Run-time voltage hopping for low-power real-time systems", Proc. of DAC, June 2004, pp.87-92.
7. M. Yamaoka et al., "A 300MHz 25um/Mb leakage onchip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile phone application processor", Proc. of ISSCC, Feb 2004.
8. C. Kim et al., "A process variation compensating technique for sub-90nm dynamic circuits", VLSI Symp. Digest, pp. 205.
9. A. Agarwal, B. Paul, K. Roy, "Process variation in nanoscale memories: failure analysis and process tolerant 2003. architecture", Proc. of CICC, pp. 353-356. 2004.
10. T. Austin, D. Blaauw et al., "Making typical silicon matter with Razor", IEEE Computer, pp. 57, March 2004.
11. H. Chang, H. Qian et al., "The certainty of Uncertainty: randomness in nanometer design", PATMOS 2004, pp. 36-47.
12. K. Flautner, D. Flynn et al., "IEM926: An Energy Efficient SoC with Dynamic Voltage Scaling", Pro. Design Automation and Test in Europe (DATE-2004), IEEE CS Press, 2004.
13. K. Ramamritham, J.A. Stankovic, "Scheduling algorithms and operating systems support for real-time systems", Proceedings of the IEEE Volume 82, Issue 1, Jan. 1994 Page(s):55-67
14. A. Papanikolaou, F. Lobmaier et al., "A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications", CODES+ISSS Sept. 2005
15. J. Croon, S. Decoutere et al., "Physical modeling and prediction of the matching properties of MOSFETs", Proc. of ESSDERC, pp. 193-196, 2004.
16. H. Wang et al., "Variable tapered Pareto buffer design and implementation techniques allowing run-time conguration for low power embedded SRAMs", IEEE Trans. on VLSI 2005
17. H.Wang et al., "Impact of Deep SubMicron (DSM) process variation in SRAM design", DATE, March 2005
18. A.Papanikolaou, F.Starzer et al.,"A system architecture case study for efficient calibration of memory organizations under process variability",Proc. 4th Wsh. on Application-specific Proc. (WASP), New York NY, pp.42-49, Sep. 2005.
19. http://www.imec.be/design/atomium/
20. http://www.imec.be/design/atomium/module analysis.shtml
21. http://www.imec.be/design/atomium/module ma.shtml
22. http://www.imec.be/design/atomium/module mc.shtml