Automatic and efficient heap data management for limited local memory multicore architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2013, Pages 593-598

  Bai, Ke ^a   Shrivastava, Aviral ^a  

^a ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATION; BENCHMARKING; CACHE MEMORY; COSINE TRANSFORMS; MEMORY ARCHITECTURE; METADATA; SOFTWARE ARCHITECTURE;

AUTOMATIC MEMORY MANAGEMENT; CODE TRANSFORMATION; EFFICIENT SCHEMES; FULLY AUTOMATED; LOCAL MEMORY; LOWER-POWER CONSUMPTION; MULTICORE ARCHITECTURES; SCRATCH PAD MEMORY;

INFORMATION MANAGEMENT;

EID: 84885624220     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/date.2013.130     Document Type: Conference Paper

References (29)

1. K. Bai and A. Shrivastava, "Heap Data Management for Limited Local Memory (LLM) Multi-core Processors," in Proc. CODES+ISSS, 2010, pp. 317-326.
2. "The SCC Programmer's Guide," Tech. Rep.
3. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad Memory: Design Alternative for Cache on-chip Memory in Embedded Systems," in Proc. CODES+ISSS, 2002, pp. 73-78.
4. B. Flachs at el., "The Microarchitecture of the Synergistic Processor for A Cell Processor," IEEE Solid-state circuits, vol. 41, no. 1, pp. 63-70, 2006.
5. T. Hardware, "Raw Performance: SiSoftware Sandra 2010 Pro (GFLOPS)."
6. "Intel Core i7 Processor Extreme Edition and Intel Core i7 Processor Datasheet, Volume 1," in White paper. Intel.
7. A. Dominguez, S. Udayakumaran, and R. Barua, "Heap Data Allocation to Scratch-pad memory in Embedded Systems," J. Embedded Comput., vol. 1, no. 4, pp. 521-540, 2005.
8. R. Mcllroy, P. Dickman, and J. Sventek, "Efficient Dynamic Heap Allocation of Scratch-pad Memory," in Proc. ISMM, 2008, pp. 31-40.
9. F. Poletti, P. Marchal, D. Atienza, L. Benini, F. Catthoor, and J. M. Mendias, "An Integrated Hardware/Software Approach for Run-time Scratchpad Management," in Proc. DAC, 2004, pp. 238-243.
10. S. c. Jung, A. Shrivastava, and K. Bai, "Dynamic Code Mapping for Limited Local Memory Systems," in Proc. ASAP, 2010, pp. 13-20.
11. F. Angiolini, F. Menichelli, A. Ferrero, L. Benini, and M. Olivieri, "A Post-compiler Approach to Scratchpad Mapping of Code," in Proc. CASES, 2004, pp. 259-267.
12. B. Egger, C. Kim, C. Jang, Y. Nam, J. Lee, and S. L. Min, "A Dynamic Code Placement Technique for Scratchpad Memory Using Postpass Optimization," in Proc. CASES, 2006, pp. 223-233.
13. A. Janapsatya, A. Ignjatović, and S. Parameswaran, "A Novel Instruction Scratchpad Memory Optimization Method Based on Concomitance Metric," in Proc. ASP-DAC, 2006, pp. 612-617.
14. M. T. Kandemir, J. Ramanujam, M. J. Irwin, N. Vijaykrishnan, I. Ka-dayif, and A. Parikh, "Dynamic Management of Scratch-Pad Memory Space," in Proc. DAC, 2001, pp. 690-695.
15. N. Nguyen, A. Dominguez, and R. Barua, "Memory Allocation for Embedded Systems with A Compile-time-unknown Scratch-pad Size," in Proc. CASES, 2005, pp. 115-125.
16. S. Steinke at el., "Reducing Energy Consumption by Dynamic Copying of Instructions onto On-chip Memory," in Proc. ISSS, 2002, pp. 213-218.
17. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel, "Assigning Program and Data Objects to Scratchpad for Energy Reduction," in Proc. DATE, 2002, p. 409.
18. M. Verma and P. Marwedel, "Overlay Techniques for Scratchpad Memories in Low Power Embedded Processors," IEEE VLSI, vol. 14, no. 8, pp. 802-815, 2006.
19. M. Verma, L. Wehmeyer, and P. Marwedel, "Cache-Aware Scratchpad Allocation Algorithm," in Proc. DATE, 2004, p. 21264.
20. P. Panda, N. D. Dutt, and A. Nicolau, "On-chip vs. Off-chip Memory: the Data Partitioning Problem in Embedded Processor-based Systems," in ACM TODAES, 2000, pp. 682-704.
21. M. T. Kandemir, J. Ramanujam, and A. N. Choudhary, "Exploiting Shared Scratch Pad Memory Space in Embedded Multiprocessor Systems," in Proc. DAC, 2002, pp. 219-224.
22. L. Li, L. Gao, and J. Xue, "Memory Coloring: A Compiler Approach for Scratchpad Memory Management," in Proceedings of PACT, 2005, pp. 329-338.
23. K. Bai, A. Shrivastava, and S. Kudchadker, "Stack Data Management for Limited Local Memory (LLM) Multi-core Processors," in Proc. ASP-DAC, 2011, pp. 231-234.
24. A. Kannan, A. Shrivastava, A. Pabalkar, and J.-e. Lee, "A Software Solution for Dynamic Stack Management on Scratch Pad Memory," in Proc. ASP-DAC, 2009, pp. 612-617.
25. M. Mamidipaka and N. Dutt, "On-chip Stack Based Memory Organization for Low Power Embedded Architectures," in Proc. DATE, 2003, pp. 1082-1087.
26. K. Bai, D. Lu, and A. Shrivastava, "Vector Class on Limited Local Memory (LLM) Multi-core Processors," in Proc. CASES, 2011, pp. 215-224.
27. "GCC Internals". http://gcc.gnu.org/onlinedocs/gccint/.
28. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," in Proc. Workload Characterization, 2001, pp. 3-14.
29. T. Austin, E. Larson, and D. Ernst, "Simple Scalar: An Infrastructure for Computer System Modeling," Computer, vol. 35, no. 2, pp. 59-67, Feb. 2002.