Sampled simulation of multi-threaded applications

ISPASS 2013 - IEEE International Symposium on Performance Analysis of Systems and Software

Volumn , Issue , 2013, Pages 2-12

  Carlson, Trevor E ^a,b   Heirman, Wim ^a,b   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

^b Intel Exascience Lab   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SIMULATION; AVERAGE ABSOLUTE ERROR; MULTI- THREADED APPLICATIONS; SAMPLING METHOD; SAMPLING STRATEGIES; SIMULATED SYSTEM; THREAD SYNCHRONIZATION; WORKLOAD REDUCTION;

EID: 84881442631     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2013.6557141     Document Type: Conference Paper

References (26)

1. A. R. Alameldeen and D. A. Wood, "IPC considered harmful for multiprocessor workloads," IEEE Micro, vol. 26, pp. 8-17, Jul./Aug. 2006.
2. E. Argollo, A. Falcón, P. Faraboschi, M. Monchiero, and D. Ortega, "COTSon: infrastructure for full system simulation," ACM SIGOPS Operating Systems Review, vol. 43, no. 1, pp. 52-61, Jan. 2009.
3. V. Aslot, M. Domeika, R. Eigenmann, G. Gaertner, W. Jones, and B. Parady, "SPEComp: A new benchmark suite for measuring parallel computer performance," in OpenMP Shared Memory Parallel Programming, R. Eigenmann and M. Voss, Eds., Jul. 2001, vol. 2104, pp. 1-10.
4. K. C. Barr, H. Pan, M. Zhang, and K. Asanovic, "Accelerating multiprocessor simulation with a memory timestamp record," in Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 66-77.
5. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSEC benchmark suite: Characterization and architectural implications," in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), Oct. 2008, pp. 72-81.
6. T. E. Carlson, W. Heirman, and L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulations," in International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Nov. 2011.
7. M. Casas, H. Servat, R. M. Badia, and J. Labarta, "Extracting the optimal sampling frequency of applications using spectral analysis," Concurrency and Computation: Practice and Experience, vol. 24, no. 3, pp. 237-259, Mar. 2011.
8. T. M. Conte, M. A. Hirsch, and K. N. Menezes, "Reducing state loss for effective trace sampling of superscalar processors," in Proceedings of the International Conference on Computer Design (ICCD), Oct. 1996, pp. 468-477.
9. E. Duesterwald, C. Cascaval, and S. Dwarkadas, "Characterizing and predicting program behavior and its variability," in Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques (PACT), Sep./Aug. 2003, pp. 220-231.
10. M. Ekman and P. Stenström, "Enhancing multiprocessor architecture simulation speed using matched-pair comparison," in Proceedings of the 2005 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 89-99.
11. D. Genbrugge, S. Eyerman, and L. Eeckhout, "Interval simulation: Raising the level of abstraction in architectural simulation," in Proceedings of the 16th IEEE International Symposium on High-Performance Computer Architecture (HPCA), Feb. 2010, pp. 307-318.
12. T. Huffmire and T. Sherwood, "Wavelet-based phase classification," in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT), Sep. 2006, pp. 95-104.
13. H. Jin, M. Frumkin, and J. Yan, "The OpenMP implementation of NAS Parallel Benchmarks and its performance," NASA Ames Research Center, Tech. Rep., Oct. 1999.
14. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder, "The strong correlation between code signatures and performance," in IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2005, pp. 236-247.
15. T. Li, A. Lebeck, and D. Sorin, "Spin detection hardware for improved management of multithreaded systems," IEEE Transactions on Parallel and Distributed Systems, vol. 17, no. 6, pp. 508-521, Jun. 2006.
16. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood, "Pin: Building customized program analysis tools with dynamic instrumentation," in Proceedings of the 2005 ACM SIGPLAN conference on Programming Language Design and Implementation (PLDI), Jun. 2005, pp. 190-200.
17. H. Patil, C. Pereira, M. Stallcup, G. Lueck, and J. Cownie, "PinPlay: a framework for deterministic replay and reproducible analysis of parallel programs," in Proceedings of the 8th Annual IEEE/ACM International Symposium on Code Generation and Optimization (CGO), Apr. 2010, pp. 2-11.
18. E. Perelman, M. Polito, J.-Y. Bouguet, J. Sampson, B. Calder, and C. Dulong, "Detecting phases in parallel applications on shared memory architectures," in IEEE International Parallel and Distributed Processing Symposium (IPDPS), Apr. 2006.
19. F. Ryckbosch, S. Polfliet, and L. Eeckhout, "Fast, accurate, and validated full-system software simulation of x86 hardware," Micro, IEEE, vol. 30, no. 6, pp. 46-56, Nov./Dec. 2010.
20. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Oct. 2002, pp. 45-57.
21. R. Tarjan, "Depth-first search and linear graph algorithms," SIAM Journal on Computing, vol. 1, no. 2, pp. 146-160, Jun. 1972.
22. V. Uzelac and A. Milenkovic, "Experiment flows and microbenchmarks for reverse engineering of branch predictor structures," in Proceedings of the 2009 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Apr. 2009, pp. 207-217.
23. M. Van Biesbrouck, B. Calder, and L. Eeckhout, "Efficient sampling startup for SimPoint," Micro, IEEE, vol. 26, no. 4, pp. 32-42, Jul. 2006.
24. M. Van Biesbrouck, T. Sherwood, and B. Calder, "A Co-Phase Matrix to guide simultaneous multithreading simulation," in 2004 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Sep. 2004, pp. 45-56.
25. T. Wenisch, R. Wunderlich, M. Ferdman, A. Ailamaki, B. Falsafi, and J. Hoe, "SimFlex: Statistical sampling of computer system simulation," Micro, IEEE, vol. 26, no. 4, pp. 18-31, Jul./Aug. 2006.
26. R. E. Wunderlich, T. F. Wenisch, B. Falsafi, and J. C. Hoe, "SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling," in Proceedings of the Annual International Symposium on Computer Architecture (ISCA), Jun. 2003, pp. 84-95.