Event management for large scale event-driven digital hardware spiking neural networks

Neural Networks

Volumn 45, Issue , 2013, Pages 83-93

  Caron, Louis Charles ^a   D'Haene, Michiel ^b   Mailhot, Frédéric ^a   Schrauwen, Benjamin ^b   Rouat, Jean ^a  

^a UNIVERSITÉ DE SHERBROOKE   (Canada)

^b GHENT UNIVERSITY   (Belgium)

Author keywords

Event driven simulation; Field programmable gate array; Neuromorphic engineering; Pipelined heap queue; Spiking neural network

Indexed keywords

DIGITAL HARDWARE; EFFICIENT IMPLEMENTATION; EVENT-DRIVEN SIMULATIONS; HARDWARE SOLUTIONS; NEUROMORPHIC ENGINEERING; NEUROMORPHIC SYSTEMS; PIPELINED HEAP QUEUE; SPIKING NEURAL NETWORKS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTELLIGENT AGENTS; NEURAL NETWORKS; QUEUEING THEORY;

HARDWARE;

ARTICLE; ARTIFICIAL NEURAL NETWORK; DATA ANALYSIS; DATA PROCESSING; DIGITAL VERY LARGE SCALE INTEGRATION CIRCUIT; EVENT RELATED POTENTIAL; FIELD PROGRAMMABLE GATE ARRAY; IMAGE RECONSTRUCTION; INTEGRATED CIRCUIT; NERVE CONDUCTION; PRIORITY JOURNAL; SPIKING NEURAL NETWORK; STRUCTURED HEAP QUEUE;

EVENT-DRIVEN SIMULATION; FIELD-PROGRAMMABLE GATE ARRAY; NEUROMORPHIC ENGINEERING; PIPELINED HEAP QUEUE; SPIKING NEURAL NETWORK;

ACTION POTENTIALS; COMPUTER SIMULATION; COMPUTERS; HUMANS; MODELS, NEUROLOGICAL; NEURAL NETWORKS (COMPUTER); NEURONS; SIGNAL PROCESSING, COMPUTER-ASSISTED;

EID: 84880837151     PISSN: 08936080     EISSN: 18792782     Source Type: Journal    
DOI: 10.1016/j.neunet.2013.02.005     Document Type: Article

References (36)

1. Agís R., Ros E., Díaz J., Carrillo R., Ortigosa E.M. Hardware event-driven simulation engine for spiking neural networks. International Journal of Electronics 2007, 94:469-480.
2. Bako, L. (2009). Real-time clustering of datasets with hardware embedded neuromorphic neural networks. In International workshop on high performance computational systems biology, 2009, HIBI'09 (pp. 13-22).
3. Basu, A., Ramakrishnan, S., & Hasler, P. (2010). Neural dynamics in reconfigurable silicon. In Proceedings of 2010 IEEE international symposium on circuits and systems, ISCAS (pp. 1943-1946).
4. Bhagwan R., Lin B. Fast and scalable priority queue architecture for high-speed network switches. INFOCOM 2000. Nineteenth annual joint conference of the IEEE computer and communications societies, proceedings, IEEE, vol. 2 2000, 538-547. IEEE.
5. Caron, L.-C., Mailhot, F., & Rouat, J. (2011). FPGA implementation of a spiking neural network for pattern matching. In 2011 IEEE international symposium on circuits and systems (pp. 649-652).
6. Cassidy, A., Andreou, A., & Georgiou, J. (2011). Design of a one million neuron single fpga neuromorphic system for real-time multimodal scene analysis. In 2011 45th Annual conference on information sciences and systems, CISS (pp. 1?6).
7. Cawley S., Morgan F., McGinley B., Pande S., McDaid L., Carrillo S., et al. Hardware spiking neural network prototyping and application. Genetic Programming and Evolvable Machines 2011, 12:257-280.
8. Cheung K., Schultz S., Luk W. A large-scale spiking neural network accelerator for FPGA systems. Lecture Notes in Computer Science 2012, vol. 7552:113-120. Springer, Berlin, Heidelberg. A. Villa, W. Duch, P. érdi, F. Masulli, G. Palm (Eds.).
9. Delorme A., Thorpe S. SpikeNET: an event-driven simulation package for modelling large networks of spiking neurons. Network: Computation in Neural Systems 2003, 14:613-627.
10. D'Haene M., Schrauwen B., Van Campenhout J., Stroobandt D. Accelerating event-driven simulation of spiking neurons with multiple synaptic time constants. Neural Computation 2009, 21:1068-1099.
11. D'Haene, M. (2010). Efficiente simulatietechnieken voor gepulste neurale netwerken. Ph.D. Thesis.
12. Gerstner W., Kistler W. Spiking neuron models 2002, Cambridge University Press.
13. Gonnet G.H., Rogers L.D. An algorithmic and complexity analysis of the heap as a data structure. Technical report 1975, Department of Computer Science, University of Waterloo, Waterloo.
14. Grassmann C., Anlauf J. Fast digital simulation of spiking neural networks and neuromorphic integration with spikelab. International Journal of Neural Systems 1999, 9:473-478. Fast digital simulation; spiking neural networks; neuromorphic integration; SPIKELAB; distributed event driven simulation; time driven simulation; computational resources; digital neuromorphic circuits; analogue neuromorphic circuits.
15. Ioannou A., Katevenis M.G.H. Pipelined heap (priority queue) management for advanced scheduling in high-speed networks. IEEE/ACM Transactions on Networking 2007, 15:450-461.
16. Lee G., Farhat N. The double queue method: a numerical method for integrate-and-fire neuron networks. Neural Networks 2001, 14:921-932. Double queue method; numerical method; integrate-and-fire neuron networks; initial-value problems; IVP; finite-differencing; differential equations; FDM; neural network; IFNN; discontinuities; DQM; event-queue based numerical method.
17. Maass W. Networks of spiking neurons: the third generation of neural network models. Neural Networks 1997, 10:1659-1671.
18. Mattia M., Del Giudice P. Efficient event-driven simulation of large networks of spiking neurons and dynamical synapses. Neural Computation 2000, 12:2305-2329. Event-driven simulation; spiking neurons; dynamical synapses; recurrent neural networks; jumps; stochasticity; VLSI.
19. Mehrtash N., Jung D., Hellmich H.H., Schoenauer T., Lu V.T., Klar H. Synaptic plasticity in spiking neural networks (SP2INN): a system approach. IEEE Transactions on Neural Networks 2003, 14:980-992.
20. Milner P. A model for visual shape recognition. Psychological Review 1974, 81:521-535.
21. Moradi, S.,& Indiveri, G. (2011). A vlsi network of spiking neurons with an asynchronous static random access memory (pp. 277-280). San Diego, CA, United states. Circuit blocks; current mode; data signals; dynamic synapse; integrate-and-fire neurons; neuromorphic; on chips; spiking neuron; standard input; static random access memory; synaptic weight.
22. Morrison A., Mehring C., Geisel T., Aertsen A., Diesmann M. Advancing the boundaries of high-connectivity network simulation with distributed computing. Neural Computation 2005, 17:1776-1801. High-connectivity network simulation; distributed computing; simulation tools; computational neuroscience; brain functions; cortical networks; biological neural networks; neuron models.
23. Morrison A., Straube S., Plesser H., Diesmann M. Exact subthreshold integration with continuous spike times in discrete-time neural network simulations. Neural Computation 2007, 19:47-79. Subthreshold integration; continuous spike times; discrete-time neural network simulations; integrate-and-fire-type neuron models; synaptic propagation delay; event-driven simulation; time-driven global scheduling.
24. Mouraud A., Puzenat D. Simulation of large spiking neural networks on distributed architectures, the DAMNED simulator. Communications in computer and information science 2009, vol. 43:359-370. Springer, Berlin, Heidelberg. D. Palmer-Brown, C. Draganova, E. Pimenidis, H. Mouratidis (Eds.).
25. Nageswaran J.M., Dutt N., Krichmar J.L., Nicolau A., Veidenbaum A.V. A configurable simulation environment for the efficient simulation of large-scale spiking neural networks on graphics processors. Neural Networks: The Official Journal of the International Neural Network Society 2009, 22:791-800.
26. Pichevar R., Rouat J. Monophonic sound source separation with an unsupervised network of spiking neurones. Neurocomputing 2007, 71:109-120.
27. Pichevar R., Rouat J., Tai L. The oscillatory dynamic link matcher for spiking-neuron-based pattern recognition. Neurocomputing 2006, 69:1837-1849.
28. Plana L., Furber S., Temple S., Khan M., Shi Y., Wu J., et al. A gals infrastructure for a massively parallel multiprocessor. IEEE Design & Test of Computers 2007, 24:454-463.
29. Pratt, G. (1990). Pulse computation. Ph.D. Thesis. Massachusetts Institute of Technology. Dept. of Electrical Engineering and Computer Science.
30. Ros E., Ortigosa E., Agis R., Carrillo R., Arnold M. Real-time computing platform for spiking neurons (RT-spike). IEEE Transactions on Neural Networks 2006, 17:1050.
31. Schoenauer T., Atasoy S., Mehrtash N., Klar H. NeuroPipe-Chip: a digital neuro-processor for spiking neural networks. IEEE Transactions on Neural Networks 2002, 13:205-213.
32. Schrauwen B., D'Haene M., Verstraeten D., Campenhout J.V. Compact hardware liquid state machines on FPGA for real-time speech recognition. Neural Networks: The Official Journal of the International Neural Network Society 2008, 21:511-523.
33. Seo, J., Brezzo, B., Liu, Y., Parker, B., Esser, S., & Montoye, R. et al. (2011). A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In 2011 IEEE custom integrated circuits conference, CICC (pp. 1-4).
34. Thomas D., Luk W. FPGA accelerated simulation of biologically plausible spiking neural networks. 2009 17th IEEE symposium on field programmable custom computing machines 2009, 45-52. IEEE.
35. Von Der Malsburg C. The correlation theory of brain function. Models of neural networks II: temporal aspects of coding and information processing in biological systems 1981, 95-119.
36. Watts L. Event-driven simulation of networks of spiking neurons. Advances in neural information processing systems 1994, 927-934.