Real-time clustering of datasets with hardware embedded neuromorphic neural networks

HiBi09 - 2009 International Workshop on High Performance Computational Systems Biology

Volumn , Issue , 2009, Pages 13-22

  Bako, Laszlo ^a  

^a SAPIENTIA HUNGARIAN UNIVERSITY OF TRANSYLVANIA   (Romania)

Author keywords

Clustering; Embedded design; FPGA; Hardware implementation; Spiking neuron models

Indexed keywords

ARTIFICIAL NEURAL NETWORK; BIOLOGICAL MODELS; CENTRAL NERVOUS SYSTEMS; DATA SETS; DENSE NETWORK; EMBEDDED DESIGNS; ENCODING INFORMATIONS; FPGA CIRCUITS; FPGA-HARDWARE IMPLEMENTATION; HARDWARE IMPLEMENTATIONS; LIVING CREATURES; MEASUREMENT RESULTS; NEUROMORPHIC; PARALLEL IMPLEMENTATIONS; REAL WORLD DATA; REALISTIC DATA; SOFTWARE SIMULATION; SPIKING NEURAL NETWORKS; SPIKING NEURON MODELS; SUPERVISED CLUSTERING; TEST BENCHES; TIME CODING; TIME-CLUSTERING;

BIOLOGY; ENCODING (SYMBOLS); FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; INTELLIGENT AGENTS; LEARNING ALGORITHMS;

NEURAL NETWORKS;

EID: 73449091492     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HiBi.2009.24     Document Type: Conference Paper

References (19)

1. G. Wulfram, W. Werner, "Spiking Neuron Models," Cambridge University Press, Cambridge, 2002.
2. U. Roth, A. Jahnke and H. Klar, "Hardware Requirements for Spike-Processing Neural Networks," From Natural to Artificial Neural Computation (IWANN), J. Mira, F. Sandoval, (Eds.),Springer, Berlin, 1995, pp.720 - 727.
3. M. Schaefer, T. Schoenauer, C. Wolff, G. Hartmann, H. Klar, U. Rueckert, Simulation of spiking neural networks - architectures and implementations, Neurocomputing 48 (1) (2002) 647 - 679(33).
4. G.Q. Bi, M.M. Poo, "Synaptic modifications by correlated activity: Hebb's postulated revisited," Ann. Rev. Neurosci. 24 (2001) 139 - 166.
5. Bohte, S.M., Kok, J.N. and La Poutré, H. Spike-prop: error-backpropagation in multi-layer networks of spiking neurons, Neurocomputing, 48(1 - 4), 2002, pp. 17 - 37.
6. Deneve, S. Bayesian inference in spiking neurons. In Lawrence K. Saul, Yair Weiss, and Léon Bottou, editors, Advances in Neural Information Processing Systems 17, MIT Press, Cambridge, MA, 2005, pp. 353 - 360.
7. Rajesh P. N. Rao. Hierarchical bayesian inference in networks of spiking neurons. In Lawrence K. Saul, Yair Weiss, and Léon Bottou, editors, Advances in Neural Information Processing Systems 17, MIT Press, Cambridge, MA, 2005, pp. 1113 - 1120.
8. Richard S. Zemel, Quentin J. M. Huys, Rama Natarajan, and Peter Dayan. Probabilistic computation in spiking populations. In Lawrence K. Saul, Yair Weiss, and Léon Bottou, editors, Advances in Neural Information Processing Systems 17, MIT Press, Cambridge, MA, 2005, pp. 1609 - 1616
9. A. Delorme, J. Gautrais, R. VanRullen, S.J. Thorpe, "SpikeNET: a simulator for modeling large networks of integrate and fire neurons," Neurocomputing 26 - 27, 1999, 989 - 996.
10. Natschläger, T., Ruf, B. Spatial and temporal pattern analysis via spiking neurons, Network: Comp. Neural Systems 9 (3), 1998, pp. 319 - 332.
11. Bohte, S.M., Kok, J.N., La Poutre, H. Unsupervised classification in a layered network of spiking neurons, Proceedings of IJCNN'2000, Vol. IV, 2000, pp. 279 - 285.
12. Edited by Omondi, A.R.& Rajapakse, J.C., FPGA Implementations of Neural Networks, Springer, 2006, ISBN-10 0-378-28485-0(HB).
13. H.P. Snippe. Parameter extraction from population codes: A critical assessment, Neural Computation, 8(3), 1996, pp. 511-529.
14. Marchesi, M., Orlandi, G., Piazza, F. and Uncini, A. "Fast neural networks without multipliers," IEEE Transactions on Neural Networks, vol. 4, no. 1, Jan. 1993, pp. 53 - 62.
15. Hikawa, H. "Frequency-based multiplayer neural network with on-chip learning and enhanced neuron characteristics," IEEE Transactions on Neural Networks, vol. 10, May 1999, pp. 545 - 553.
16. Maass, W., Natschlager, T. and Markram, H. Real-time computing without stable states: A new framework for neural computation based on perturbations. Neural Computation, 14 (11), 2002, pp. 2531 - 2560.
17. B. Schrauwen, J. Van Campenhout, Parallel hardware implementation of a broad class of spiking neurons using serial arithmetic, ESANN'2006 proceedings - European Symposium on Artificial Neural Networks, Bruges (Belgium), 26-28 April 2006, ISBN 2-930307-06-4.
18. Bako, L., Brassai, S.T., Spiking neural networks built into FPGAs: Fully parallel implementations, WSEAS Transactions on Circuits and Systems, Issue 3, Volume 5, March 2006, pp. 346-353, ISSN 1109-2734.
19. D. Floreano, P. Dürr, C. Mattiussi, Neuroevolution: from architectures to learning, Springer-Verlag, Evolutionary Intelligence, 2008, 1, pp. 47 - 62, DOI 10.1007/s12065-007-0002-4