Rapid exploration of processing and design guidelines to overcome carbon nanotube variations

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Hills, Gage ^a   Zhang, Jie ^b   Mackin, Charles ^c   Shulaker, Max ^a   Wei, Hai ^a   Philip Wong, H S ^a   Mitra, Subhasish ^a  

^a STANFORD UNIVERSITY   (United States)

^b GOOGLE INC   (United States)

^c MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Carbon nanotube; Carbon nanotube Variations; Delay optimization; Noise margin optimization

Indexed keywords

AD-HOC TECHNIQUES; CARBON NANOTUBE FIELD-EFFECT TRANSISTORS; DELAY OPTIMIZATION; ENERGY EFFICIENT; NOISE MARGINS; PROCESSING PARAMETERS; SYSTEMATIC FRAMEWORK; TECHNOLOGY NODES;

COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT MANUFACTURE; MULTIPROCESSING SYSTEMS; OPTIMIZATION;

CARBON NANOTUBES;

EID: 84879871813     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488864     Document Type: Conference Paper

References (43)

1. [Appenzeller 08] Appenzeller, J., "Carbon nanotubes for highperformance electronics-Progress and prospect, " Proc. IEEE, Vol. 96.2, pp. 201-211, 2008.
2. [Arnold 06] Arnold, M. S., et al., "Sorting carbon nanotubes by electronic structure using density differentiation, " Nature Nanotech., Vol. 1,1, pp. 60-65, 2006.
3. [Bauschke 94] Bauschke, H. H., and Borwein, J. M., "Dykstra's alternating projection algorithm for two sets, " Journal of Approximation Theory, Vol. 79, 3, pp. 418-443, 1994.
4. [Cao 12] Cao, Q., et al., "Evaluation of Field-Effect Mobility and Contact Resistance of Transistors That Use Solution-Processed Single-Walled Carbon Nanotubes, " ACS nano, Vol. 6-7, pp. 6471-6477, 2012.
5. [Chang 12] Chang, L., et al., "IEDM Short Course, " IEDM, 2012.
6. [Chu 04] Chu, C., "FLUTE: fast lookup table based wirelength estimation technique, " ICCAD, Vol. 27, 1, pp. 70-83, 2004.
7. [Ding 12] Ding, L., et al., "Carbon Nanotube Based Ultra-Low Voltage Integrated Circuits: Scaling Down to 0.4 V, " Applied Physics Letters, Vol. 100, pp. 2631161 - 2631165, 2012.
8. [Eigen] http://eigen.tuxfamily.org.
9. [Franklin 12a] Franklin, A. D., et al., "Sub-10 nm Carbon nanotube transistor, " Nano letters, Vol. 12, 2, pp. 758-762, 2012.
10. [Franklin 12b] Franklin, A., et al., "Scalable and fully self-aligned n-type carbon nanotube transistors with gate-all-around, " IEDM, pp. 4-5, 2012.
11. [Franklin 12c] Franklin, A. D., et al., "Variability in Carbon Nanotube Transistors: Improving Device-to-Device Consistency, " ACS nano, Vol. 6, 2, pp. 1109-1115, 2012.
12. [ITRS] International Technology Roadmap for Semiconductors.
13. [Kang 07] Kang, S. J., et al., "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes, " Nature Nanotech., Vol. 2, 4, pp. 230-236, 2007.
14. [Keller 11] Keller, S., et al., "Reliable Minimum Energy CMOS Circuit Design, " European Workshop on CMOS Variability, 2011.
15. [Laudon 05] Laudon, J., "Performance/watt: the new server focus, " ACM SIGARCH Computer Architecture News, Vol. 33, 4, pp. 5-13, 2005.
16. [Lin 09] Lin, A., et al., "ACCNT-A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration, " IEEE Trans. Electron Devices, Vol. 56, 12, pp. 2969- 2978, 2009.
17. [Lohstroh 83] Lohstroh, J., et al., "Worst-case static noise margin criteria for logic circuits and their mathematical equivalence, " IEEE Journal of Solid-State Circuits, Vol. 18, 6, pp. 803-807, 1983.
18. [Markovic 04] Markovic, D., et al., "Methods for true energy-performance optimization, " IEEE Journal of Solid-State Circuits, Vol. 39, 8, pp. 1282-1293, 2004.
19. [Nangate] http://www.nangate.com.
20. [Nassif 07] Nassif, S., et al. "High performance CMOS variability in the 65nm regime and beyond, " IEDM, pp. 569-571, 2007.
21. [OpenSparc] http://www.opensparc.net/opensparc-t2.
22. [Park 12] Park, H., et al., "High-density integration of carbon nanotubes via chemical self-assembly, " Nature Nanotech., Vol. 7, 12, pp. 787-791, 2012.
23. [Patil 08] Patil, N., et al., "Design methods for misaligned and mispositioned carbon-nanotube immune circuits, " IEEE Trans. CAD, Vol. 27, 10, pp. 1725-1736, 2008.
24. [Patil 09a] Patil, N., et al., "Wafer-scale growth and transfer of aligned single-walled carbon nanotubes, " IEEE Trans. Nanotech., Vol. 8, 4, pp. 498-504, 2009.
25. [Patil 09b] Patil, N., et al., "VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs, " IEDM, pp. 1-4, 2009.
26. [Patil 11] Patil, N., et al. "Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes, " IEEE Trans. Nanotech., Vol. 10, 4, pp. 744-750, 2011.
27. [Paul 07] Paul, B. C., et al. "Impact of a process variation on nanowire and nanotube device performance, " IEEE Trans. Electron Devices, Vol. 54, 9, pp. 2369-2376, 2007.
28. [Raychowdhury 09] Raychowdhury, A., et al., "Variation tolerance in a multichannel carbon-nanotube transistor for high-speed digital circuits, " IEEE Trans. Electron Devices, Vol. 56, 3, pp. 383-392, 2009.
29. [Rivoire 07] Rivoire, S., et al., "JouleSort: a balanced energy-efficiency benchmark, " Proc. 2007 ACM SIGMOD international conference on Management of data, pp. 365-367, 2007.
30. [Roy 08] Roy, J. A., and Markov, I. L., "High-performance routing at the nanometer scale, " IEEE Trans. CAD, Vol. 27, 6, pp. 1066-1077, 2008.
31. [Shulaker 11] Shulaker, M. M., et al., "Linear increases in carbon nanotube density through multiple transfer technique, " Nano letters, Vol. 11, 5, pp. 1881-1886, 2011.
32. [Shulaker 13] Shulaker, M. M., et al., "Experimental Demonstration of a Fully Digital Capacitive Sensor Interface Built Entirely Using Carbon Nanotube FETs, " ISSCC, pp. 112-113, 2013.
33. [SPICE] http://nano.stanford.edu/models.php.
34. [Wei 09] Wei, L., et al., "A non-iterative compact model for carbon nanotube FETs incorporating source exhaustion effects, " IEDM, pp. 1- 4, 2009.
35. [Wei 10] Wei, H., et al., "Efficient Metallic Carbon Nanotube Removal Readily Scalable to Wafer-Level VLSI CNFET Circuits, " Proc. Symp. VLSI Tech., pp. 237-238, 2010.
36. [Weste 05] Weste, N. H., and Harris, D. M., "CMOS VLSI Design, " Pearson/Addison Wesley, 2005.
37. [Shor 85] Shor, N. Z., "Minimization Methods for Non-differentiable Functions, " Springer-Verlag, 1985.
38. [Zhang 09a] Zhang, J., et al., "Carbon Nanotube Circuits in the Presence of Carbon Nanotube Density Variations, " DAC, pp. 71-76, 2009.
39. [Zhang 09b] Zhang, J., et al., "Probabilistic Analysis and Design of Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits, " IEEE Trans. CAD, pp. 1307-1320, 2009.
40. [Zhang 10] Zhang, J., et al., "Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement, " DAC, pp. 889-892, 2010.
41. [Zhang 11a] Zhang, J., et al., "Overcoming carbon nanotube variations through co-optimized technology and circuit design, " IEDM, pp. 4-6, 2011.
42. [Zhang 11b] Zhang, J., "Variation-aware design of carbon nanotube digital VLSI circuits, " Ph.D. Diss., Stanford University, 2011.
43. [Zhang 12] Zhang, J., et al., "Carbon Nanotube Robust Digital VLSI, " IEEE Trans. CAD, Vol. 31, 4, pp. 453-471, 2012.