ACCNT-A metallic-CNT-tolerant design methodology for carbon-nanotube VLSI: Concepts and experimental demonstration

IEEE Transactions on Electron Devices

Volumn 56, Issue 12, 2009, Pages 2969-2978

  Lin, Albert ^a   Patil, Nishant ^a   Wei, Hai ^a   Mitra, Subhasish ^a   Wong, H S Philip ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Carbon nanotube field effect transistor (CNFET); Correlation; Nanotechnology

Indexed keywords

CURRENT DRIVES; DESIGN METHODOLOGY; ON-OFF RATIO; WAFER SCALE;

ELECTRON DEVICES; NANOTECHNOLOGY; OPTICAL CORRELATION;

ELECTRONICS ENGINEERING;

EID: 84859891508     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2009.2033168     Document Type: Article

References (15)

1. N. Patil, A. Lin, E. Myers, H.-S. P.Wong, and S.Mitra, "Integrated waferscale growth and transfer of directional carbon nanotubes and misalignedcarbon-nanotube-immune logic structures," in VLSI Symp. Tech. Dig., Honolulu, HI, 2008, pp. 205-206.
2. N. Hamada, S.-I. Sawada, and A. Oshiyama, "New one-dimensional conductors: Graphite microtubules," Phys. Rev. Lett., vol. 68, no. 10, pp. 1579-1581, Mar. 1992.
3. A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, "Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays," Nano Lett., vol. 4, no. 7, pp. 1319-1322, Jun. 2004.
4. J. Deng, N. Patil, K. Ryu, A. Badmaev, C. Zhou, S. Mitra, and H.-S. P. Wong, "Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections," in Proc. ISSCC, 2007, pp. 70-71.
5. N. Patil, J. Deng, S. Mitra, and H.-S. P.Wong, "Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits," IEEE Trans. Nanotechnol., vol. 8, no. 1, pp. 37-45, Jan. 2009.
6. A. Lin, N. Patil, A. Badmaev, L. Gomez De Arco, C. Zhou, S. Mitra, and H.-S. P. Wong, "Threshold voltage and ON-OFF ratio tuning for multipletube carbon nanotube FETs," IEEE Trans. Nanotechnol., vol. 8, no. 1, pp. 4-9, Jan. 2009.
7. D. Chattopadhyay, I. Galeska, and F. Papadimitrakopoulos, "A route for bulk separation of semiconducting from metallic single-wall carbon nanotubes," J. Amer. Chem. Soc., vol. 125, no. 11, pp. 3370-3375, Mar. 2003.
8. R. Krupke, F. Hennrich, H. von Lohneysen, and M. M. Kappes, "Separation of metallic from semiconducting single-walled carbon nanotubes," Science, vol. 301, no. 5631, pp. 344-347, Jul. 2003.
9. G. Zhang, P. Qi, X. Wang, Y. Lu, X. Li, R. Tu, S. Bangsaruntip, D. Mann, L. Zhang, and H. Dai, "Selective etching of metallic carbon nanotubes by gas-phase reaction," Science, vol. 314, no. 5801, pp. 974-977, Nov. 2006.
10. P. G. Collins, M. S. Arnold, and P. Avouris, "Engineering carbon nanotubes and nanotube circuits using electrical breakdown," Science, vol. 292, no. 5517, pp. 706-709, Apr. 2001.
11. A. Lin, N. Patil, H. Wei, S. Mitra, and H.-S. P. Wong, "A metallic-CNTtolerant carbon nanotube technology using asymmetrically-correlated CNTs (ACCNT)," in VLSI Symp. Tech. Dig., Kyoto, Japan, Jun. 2009, pp. 182-183.
12. N. Patil, A. Lin, E. R. Myers, K. Ryu, A. Badmaev, C. Zhou, H.-S. P. Wong, and S. Mitra, "Wafer-scale growth and transfer of aligned single-walled carbon nanotubes," IEEE Trans. Nanotechnol., vol. 8, no. 4, pp. 498-504, Jul. 2009.
13. S. J. Kang, C. Kocabas, T. Ozel, M. Shim, N. Pimparkar, M. A. Alam, S. V. Rotkin, and J. A. Rogers, "High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes," Nat. Nanotechnol., vol. 2, no. 4, pp. 230-236, 2007.
14. E. F. Moore and C. E. Shannon, "Reliable circuits using less reliable relays-Part I," J. Franklin Inst., vol. 262, no. 3, pp. 191-208, 1956.
15. E. F. Moore and C. E. Shannon, "Reliable circuits using less reliable relays-Part 2," J. Franklin Inst., vol. 262, no. 4, pp. 281-297, 1956.