-
1
-
-
36849034285
-
First Demonstration of AC Gain From a Single-walled Carbon Nanotube Common-Source Amplifier
-
Amlani 06
-
[Amlani 06] Amlani, I., et al., "First Demonstration of AC Gain From a Single-walled Carbon Nanotube Common-Source Amplifier," Proc. IEDM, pp. 1-4, 2006.
-
(2006)
Proc. IEDM
, pp. 1-4
-
-
Amlani, I.1
-
2
-
-
66549104212
-
Design of Compact Imperfection-Immune CNFET Layouts for Standard-Cell-Based Logic Synthesis
-
Bobba 09
-
[Bobba 09] Bobba, S. et al., "Design of Compact Imperfection-Immune CNFET Layouts for Standard-Cell-Based Logic Synthesis", Proc.DATE, 2009.
-
(2009)
Proc.DATE
-
-
Bobba, S.1
-
3
-
-
69649091286
-
Statistical circuit design with carbon nanotubes
-
Borkar 05, U.S. Patent Application 20070155065
-
[Borkar 05] Borkar, S., et al., "Statistical circuit design with carbon nanotubes", U.S. Patent Application 20070155065, 2005.
-
(2005)
-
-
Borkar, S.1
-
5
-
-
0035957717
-
Engineering carbon nanotubes and nanotube circuits using electrical breakdown
-
Collins 01
-
[Collins 01] Collins, P., S. Arnold, P. Avouris, "Engineering carbon nanotubes and nanotube circuits using electrical breakdown", Science, vol. 292, pp. 706-709, 2001.
-
(2001)
Science
, vol.292
, pp. 706-709
-
-
Collins, P.1
Arnold, S.2
Avouris, P.3
-
6
-
-
0346778721
-
Statistical timing analysis considering spatial correlation in a PERT-like traversal
-
Chang 03
-
[Chang 03] Chang, H. and S. Sapatnekar, "Statistical timing analysis considering spatial correlation in a PERT-like traversal," Proc. ICCAD, pp. 621-625, 2003.
-
(2003)
Proc. ICCAD
, pp. 621-625
-
-
Chang, H.1
Sapatnekar, S.2
-
7
-
-
0004291893
-
-
Cox 62, Methuen & Co
-
[Cox 62] Cox, D. R., Renewal Theory, Methuen & Co, 1962.
-
(1962)
Renewal Theory
-
-
Cox, D.R.1
-
8
-
-
0036924402
-
Carbon Nanotubes: Synthesis, Integration, and Properties
-
Dai 02
-
[Dai 02] Dai, H., "Carbon Nanotubes: Synthesis, Integration, and Properties," Acc. Chem. Res., 35, 1035-1044, 2002.
-
(2002)
Acc. Chem. Res
, vol.35
, pp. 1035-1044
-
-
Dai, H.1
-
9
-
-
34548848512
-
Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections
-
Deng 07a
-
[Deng 07a] Deng, J., et al., "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections", Proc. ISSCC, pp. 70-588, 2007.
-
(2007)
Proc. ISSCC
, pp. 70-588
-
-
Deng, J.1
-
10
-
-
36849067875
-
A Compact SPICE Model for Carbon Nanotube Field Effect Transistors Including Non-Idealities and Its Application - Part I: Model of the Intrinsic Channel Region
-
Deng 07b
-
[Deng 07b] Deng, J., and H. -S. P. Wong, "A Compact SPICE Model for Carbon Nanotube Field Effect Transistors Including Non-Idealities and Its Application - Part I: Model of the Intrinsic Channel Region", IEEE Trans. Elec. Dev., pp.3186-3194, 2007.
-
(2007)
IEEE Trans. Elec. Dev
, pp. 3186-3194
-
-
Deng, J.1
Wong, H.-S.P.2
-
11
-
-
34248360702
-
High-Performance Electronics Using Dense, Perfectly Aligned Arrays of Single-Walled Carbon Nanotubes
-
Kang 07
-
[Kang 07] Kang, S. J., et al., "High-Performance Electronics Using Dense, Perfectly Aligned Arrays of Single-Walled Carbon Nanotubes", Nature Nanotechnology, vol. 2, pp. 230-236, 2007.
-
(2007)
Nature Nanotechnology
, vol.2
, pp. 230-236
-
-
Kang, S.J.1
-
12
-
-
37249005287
-
Improved Synthesis of Aligned Arrays of Single-Walled Carbon Nanotubes and Their Implementation in Thin Film Type Transistors
-
Kocabas 07
-
[Kocabas 07] Kocabas, C., et al., "Improved Synthesis of Aligned Arrays of Single-Walled Carbon Nanotubes and Their Implementation in Thin Film Type Transistors", Journal of Physical Chemistry C 111(48), 17879-17886 (2007).
-
(2007)
Journal of Physical Chemistry C
, vol.111
, Issue.48
, pp. 17879-17886
-
-
Kocabas, C.1
-
13
-
-
57049114268
-
Accurate Intrinsic Gate Capacitance Model for Carbon Nanotube-Array Based FETs Considering Screening Effect
-
Kshirsagar 08
-
[Kshirsagar 08] Kshirsagar, C., H. Li, T. Kopley, and K. Banerjee, "Accurate Intrinsic Gate Capacitance Model for Carbon Nanotube-Array Based FETs Considering Screening Effect", IEEE Electron Device Letters, Vol. 29, No. 12, pp. 1408-1411, 2008.
-
(2008)
IEEE Electron Device Letters
, vol.29
, Issue.12
, pp. 1408-1411
-
-
Kshirsagar, C.1
Li, H.2
Kopley, T.3
Banerjee, K.4
-
14
-
-
0020906578
-
Worst-Case Static Noise Margin Criteria for Logic Circuits and Their Mathematical Equivalence
-
Lohstroh 83
-
[Lohstroh 83] Lohstroh, J., E. Seevinck, and J.D. Groot, "Worst-Case Static Noise Margin Criteria for Logic Circuits and Their Mathematical Equivalence", JSSC, No.6, pp. 803-806, 1983.
-
(1983)
JSSC
, Issue.6
, pp. 803-806
-
-
Lohstroh, J.1
Seevinck, E.2
Groot, J.D.3
-
15
-
-
70350060186
-
-
[Mitra 09] Mitra, S., et al., Imperfection-Immune VLSI Logic Circuits using Carbon Nanotube Field Effect Transistors, Proc. DATE, 2009.
-
[Mitra 09] Mitra, S., et al., "Imperfection-Immune VLSI Logic Circuits using Carbon Nanotube Field Effect Transistors", Proc. DATE, 2009.
-
-
-
-
16
-
-
33947641552
-
On the Impact of Process Variations for Carbon Nanotube Bundles for VLSI Interconnect
-
Nieuwoudt 07
-
[Nieuwoudt 07] Nieuwoudt, A., and Y. Massoud, "On the Impact of Process Variations for Carbon Nanotube Bundles for VLSI Interconnect," IEEE Trans. Elec. Dev., Vol. 54, No. 3, 2007
-
(2007)
IEEE Trans. Elec. Dev
, vol.54
, Issue.3
-
-
Nieuwoudt, A.1
Massoud, Y.2
-
17
-
-
51949096624
-
Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube- Immune Logic Structures
-
Patil 08a
-
[Patil 08a] Patil, N., et al., "Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube- Immune Logic Structures," Symp. VLSI Tech., pp. 205-206, 2008.
-
(2008)
Symp. VLSI Tech
, pp. 205-206
-
-
Patil, N.1
-
18
-
-
52649150836
-
Design Methods for Misaligned and Mispositioned Carbon-Nanotube-Immune Circuits
-
Patil 08b
-
[Patil 08b] Patil, N., et al., "Design Methods for Misaligned and Mispositioned Carbon-Nanotube-Immune Circuits," IEEE Trans. Computer-Aided Design, pp. 1725-1736, 2008.
-
(2008)
IEEE Trans. Computer-Aided Design
, pp. 1725-1736
-
-
Patil, N.1
-
19
-
-
70350702238
-
-
[Patil 09] Patil, N., et al., Digital VLSI Logic Technology using Carbon Nanotube FETs: Frequently Asked Questions, Proc. DAC, 2009.
-
[Patil 09] Patil, N., et al., "Digital VLSI Logic Technology using Carbon Nanotube FETs: Frequently Asked Questions", Proc. DAC, 2009.
-
-
-
-
22
-
-
33751000466
-
Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction
-
Zhang 06
-
[Zhang 06] Zhang, G., et al., "Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction", Science, Vol. 314, pp. 974-977, 2006.
-
(2006)
Science
, vol.314
, pp. 974-977
-
-
Zhang, G.1
-
23
-
-
49749114824
-
Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits
-
Zhang 08
-
[Zhang 08] Zhang, J., N. Patil, and S. Mitra, "Design Guidelines for Metallic-Carbon-Nanotube-Tolerant Digital Logic Circuits", Proc. DATE, pp. 1009-1014, 2008.
-
(2008)
Proc. DATE
, pp. 1009-1014
-
-
Zhang, J.1
Patil, N.2
Mitra, S.3
|