Optimizing the performance of streaming numerical kernels on the IBM Blue Gene/P PowerPC 450 processor

International Journal of High Performance Computing Applications

Volumn 27, Issue 2, 2013, Pages 193-209

  Malas, Tareq ^a   Ahmadia, Aron J ^a   Brown, Jed ^b   Gunnels, John A ^c   Keyes, David E ^a  

^a KING ABDULLAH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Saudi Arabia)

^b ARGONNE NATIONAL LABORATORY   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Blue Gene P; code generation; high performance computing; performance optimization; SIMD

Indexed keywords

BLUE GENE/P; CODE GENERATION; HIGH-PERFORMANCE COMPUTING; PERFORMANCE OPTIMIZATIONS; SIMD;

COMPUTER ARCHITECTURE; OPTIMIZATION; PARTIAL DIFFERENTIAL EQUATIONS; SUPERCOMPUTERS;

NUMERICAL METHODS;

EID: 84877260365     PISSN: 10943420     EISSN: 17412846     Source Type: Journal    
DOI: 10.1177/1094342012444795     Document Type: Article

References (45)

1. Ananthanarayanan R, Esser SK, Simon HD, Modha DS Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC '09). New York: ACM Press ; 2009: 1-63.
2. Araya-Polo M, Rubio F, De R, Hanzich M, María J. 3D seismic imaging through reverse-time migration on homogeneous and heterogeneous multi-core processors. Scientific Programming. 2009 ; 17: 185-198
3. Bailey D, Barszcz E, Barton J, et al. The NAS parallel benchmarks. International Journal of High Performance Computing Applications. 1991 ; 5 (3). 63
4. Berger MJ, Oliger J. Adaptive mesh refinement for hyperbolic partial differential equations. Journal of Computational Physics. 1984 ; 53: 484-512
5. Callahan D, Cocke J, Kennedy K. Estimating interlock and improving balance for pipelined architectures - 1. Journal of Parallel and Distributed Computing. 1988 ; 5: 334-358
6. Carr S, Kennedy K. Improving the ratio of memory operations to floating-point operations in loops. ACM Transactions on Programming Languages and Systems (TOPLAS). 1994 ; 16: 1768-1810
7. Chang C, Chen C, King C. Using integer linear programming for instruction scheduling and register allocation in multi-issue processors - 1. Computers and Mathematics with Applications. 1997 ; 34 (9). 1-14
8. Christen M, Schenk O, Burkhart H. Automatic code generation and tuning for stencil kernels on modern shared memory architectures. Computer Science - Research and Development. 2011 ; 26: 205-210
9. Christen M, Schenk O, Neufeld E, Messmer P, Burkhart H 2009 IEEE International Symposium on Parallel and Distributed Processing. Piscataway, NJ: IEEE Press ; 2009: 1-10.
10. Datta K (2009) Auto-tuning Stencil Codes for Cache-Based Multicore Platforms. PhD thesis, EECS Department, University of California, Berkeley, CA. http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-177.html.
11. Datta K, Williams S, Volkov V, et al. (2009) Auto-tuning the 27-point Stencil for Multicore. In Proc. iWAPT2009: The Fourth International Workshop on Automatic Performance Tuning. http://crd.lbl.gov/∼oliker/papers/iwapt09.pdf.
12. Dongarra J, Beckman P, Moore T, et al. The international exascale software project roadmap. International Journal of High Performance Computing Applications. 2011 ; 25 (1). 3-60
13. Dursun H, Nomura K-I, Peng L, et al Proceedings of the 15th International Euro-Par Conference on Parallel Processing (Euro-Par '09). Berlin: Springer-Verlag ; 2009: 642-653.
14. Eichenberger A, Wu P, O'Brien K. Vectorization for SIMD architectures with alignment constraints. ACM SIGPLAN Notices. 2004 ; 39 (6). 82-93
15. Feng W, Cameron K. The Green500 List: Encouraging Sustainable Supercomputing. Computer. 2007 ;: 50-55
16. Ganapathi A, Datta K, Fox A, Patterson D Proceedings of the First USENIX conference on Hot topics in parallelism. Berkeley, CA: USENIX Association ; 2009 :
17. Ghoting A, Makarychev K Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC '09). New York: ACM Press ; 2009: 61.
18. Hennessy JL, Gross T. Postpass code optimization of pipeline constraints. ACM Transactions on Programming Language Systems. 1983 ; 5: 422-448
19. Henretty T, Stock K, Pouchet L, Franchetti F, Ramanujam J, Sadayappan P Compiler Construction. New York: Springer ; 2011: 225-245.
20. Overview of the IBM Blue Gene/P project. IBM Journal of Research and Development. 2008 ; 52 (1/2). 199
21. Kamil S, Chan C, Oliker L, Shalf J, Williams S 2010 IEEE International Symposium on Parallel and Distributed Processing (IPDPS). Piscataway, NJ: IEEE Press ; 2010: 1-12.
22. Kamil S, Datta K, Williams S, Oliker L, Shalf J, Yelick K. Implicit and explicit optimizations for stencil computations. Proceedings of the 2006 workshop on Memory system performance and correctness - MSPC '06. 2006 ;: 51
23. Kamil S, Husbands P, Oliker L, Shalf J, Yelick K. Impact of modern memory subsystems on cache optimizations for stencil computations. Memory System Performance. 2005 ;: 36-43
24. Keyes D. Exaflop/s: The why and the how. Comptes Rendus Mécanique. 2011 ; 339 (2-3). 70-77
25. Kogge P, Bergman K, Borkar S, et al. (2008) Exascale computing study: Technology challenges in achieving exascale systems. http://www.cse.nd.edu/ Reports/2008/TR-2008-13.pdf
26. Krishnamoorthy S, Baskaran M, Bondhugula U, Ramanujam J, Rountev A, Sadayappan P. Effective automatic parallelization of stencil computations. ACM Sigplan Notices. 2007 ; 42 (6). 235
27. Li Z, Song Y. Automatic tiling of iterative stencil loops. ACM Transactions on Programming Languages and Systems (TOPLAS). 2004 ; 26: 975-1028
28. Lindholm E, Nickolls J, Oberman S, Montrym J. NVIDIA Tesla: A unified graphics and computing architecture. IEEE Micro. 2008 ; 28 (2). 39-55
29. Mueller C and Martin B (2007) CorePy: high-productivity Cell/BE programming. Applications for the Cell/BE, http://sti.cc.gatech.edu/Slides/ Mueller-070619.pdf.
30. Newburn C, So B, Liu Z, et al. (2011) Intel's Array Building Blocks: A Retargetable, Dynamic Compiler and Embedded Language. Proceedings of Code Generation and Optimization, http://software.intel.com/en-us/blogs/wordpress/wp- content/uploads/2011/03/ArBB-CGO2011-distr.pdf.
31. Nguyen A, Satish N, Chhugani J, Kim C, Dubey P. 3.5-D blocking optimization for stencil computations on modern CPUs and GPUs. Proceedings of SuperComputing. 2010 ;: 1-13
32. Peng L, Seymour R, Nomura K-I, et al. High-order stencil computations on multicore clusters. Proceedings of IPDPS. 2009 ;: 1-11
33. Pham DC, Aipperspach T, Boerstler D, et al. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits. 2006 ; 41: 179-196
34. Richards DF, Glosli JN, Chan B, et al Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis (SC '09). New York: ACM Press ; 2009: 1.
35. Rivera G, Tseng CW Proceedings of SC'00. Los Alamitos, CA: IEEE Computer Society Press ; 2000 :
36. Seiler L, Carmean D, Sprangle E, et al ACM SIGGRAPH 2008 papers. New York: ACM Press ; 2008: 1-15.
37. Shu C. High-order finite difference and finite volume WENO schemes and discontinuous Galerkin methods for CFD. International Journal of Computational Fluid Dynamics. 2003 ; 17: 107-118
38. Solar-Lezama A, Arnold G, Tancau L, Bodik R, Saraswat V, Seshia S Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation. New York: ACM Press ; 2007: 167-178.
39. IBM System Blue Gene Solution: Blue Gene/P Application Development. 2008 :
40. Tang Y, Chowdhury RA, Kuszmaul BC, Luk C-K, Leiserson CE Proceedings of the 23rd ACM Symposium on Parallelism in Algorithms and Architectures (SPAA '11). New York: ACM Press ; 2011: 117.
41. Treibig J, Hager G Parallel Processing and Applied Mathematics (Lecture Notes in Computer Science. Wyrzykowski R Dongarra J Karczewski K Wasniewski J, ed. Berlin: Springer ; 2010: 615-624.
42. Wellein G, Hager G, Zeiser T, Wittmann M, Fehske H. Efficient temporal blocking for stencil computations by multicore-aware wavefront parallelization. 2009 33rd Annual IEEE International Computer Software and Applications Conference. 2009 ;: 579-586
43. Wilken K. Optimal instruction scheduling using integer programming. ACM SIGPLAN Notices. 2000 ;:
44. Williams S, Carter J, Oliker L, Shalf J, Yelick K. Lattice Boltzmann simulation optimization on leading multicore platforms. 2008 IEEE International Symposium on Parallel and Distributed Processing. 2008 ;: 1-14
45. Wittmann M, Hager G, Treibig J, Wellein G. Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters. 2010 ; 20: 359-376