Using integer linear programming for instruction scheduling and register allocation in multi-issue processors

Computers and Mathematics with Applications

Volumn 34, Issue 9, 1997, Pages 1-14

  Chang, Chia Ming ^a   Chen, Chien Ming ^a   King, Chung Ta ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Compiler optimization; Instruction scheduling; Integer linear programming; Processor architecture; Register allocation

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CODES (SYMBOLS); COMPUTER ARCHITECTURE; INTEGER PROGRAMMING; LINEAR PROGRAMMING; PARALLEL PROCESSING SYSTEMS; RESOURCE ALLOCATION;

INSTRUCTION SCHEDULING; REGISTER ALLOCATION;

PROGRAM COMPILERS;

EID: 0031268141     PISSN: 08981221     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0898-1221(97)00184-3     Document Type: Article

References (23)

1. J.R. Goodman and W. Hsu, Code scheduling and register allocation in large basic blocks, In Proceedings of the International Conference on Supercomputing, pp. 442-452, (1988).
2. P.B. Gibbons and S.S. Muchnick, Efficient instruction scheduling for a pipelined architecture, In ACM SIGPLAN'86 Symposium on Compiler Construction, (1986).
3. D.M. Lavery, P.P. Chang and W.W. Hwu, The importance of prepass code scheduling for superscalar and superpipelined processors, Technical Report No. CRHC-91-18, University of Illinois, Urbana-Champaign, IL, (1991).
4. J.R. Ellis, A Compiler for VLIW Architectures, MIT Press, Cambridge, (1986).
5. S.M. Freudenberger and J.C. Ruttenberg, Phase ordering of register allocation and instruction scheduling, In Code Generation - Concepts, Tools and Techniques, (1991).
6. R.F. Touzeau, A FORTRAN compiler for the FPS-164 scientific computer, In ACM SIGPLAN '84 Symposium on Compiler Construction, (1984).
7. S.S. Pinter, Register allocation with instruction scheduling: A new approach, In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 258-257, (1993).
8. C.T. Hwang, Optimum and heuristic algorithms for the scheduling problem in high level synthesis, Ph.D. Thesis, National Tsing-Hua University, (1992).
9. Adam, A comparison of list schedules for parallel processing systems, Communications of the ACM, 685-690, (1974).
10. S. Davidson, Some experiments in local microcode compaction for horizontal machines, IEEE Transactions on Computers, 460-477, (1982).
11. LINDO System, Inc., LINDO: Linear INteractive and Discrete Optimizer for linear, integer, and quadratic programming problems.
12. D.D. Gajski, N.D. Dutt, A.C. Wu and Y.L. Lin, High-Level Synthesis, Kluwer Academic Publishers, (1992).
13. M. Auslander and M. Hopkins, An overview of the PL.8 compiler, In Proceedings of the ACM SIGPLAN Symposium on Compiler Construction, (1982).
14. D.G. Bradlee, S.J. Eggers and R.R. Henry, Integrating register allocation and instruction scheduling for RISCs, In Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 122-131, (1991).
15. G.J. Chaitin, Register allocation and spilling via graph coloring, ACM SIGPLAN Symposium on Compiler Construction, (1982).
16. J.A. Fisher, The optimization of horizontal microcode within and beyond basic blocks, Ph.D. Thesis, New York University, (1979).
17. J.L. Hennessy and T. Gross, Hardware/software tradeoffs for increased performance, In ACM Transactions on Programming Languages and Systems, (1983).
18. J.L. Hennessy and D.A. Patterson, Computer Architecture a Quantitative Approach, Morgan Kaufmann, (1990).
19. W. Hsu, Register Allocation and code scheduling for load/discretionary store architectures, In Computer Science Technical Report #722, University of Wisconsin-Madison, (1987).
20. S. Jain, Circular scheduling: A new technique to perform software pipelining, In Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, (1991).
21. B.Y. Lin, A study on local instruction scheduling in superSPARC by modified GCC compiler, Master Thesis, National Tsing-Hua University, (1993).
22. C. Norris and L.L. Pollock, A scheduler-sensitive global register allocator, In Proceedings of the International Conference on Supercomputing, (1993).
23. K. Kennedy, P. Briggs, K.D. Cooper and L. Torczon, Coloring heuristics for register allocation, ACM SIGPLAN NOTICES, (1989).