Effective automatic parallelization of stencil computations

Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)

Volumn , Issue , 2007, Pages 235-244

  Krishnamoorthy, Sriram ^a   Baskaran, Muthu ^a   Bondhugula, Uday ^a   Ramanujam, J ^b   Rountev, Atanas ^a   Sadayappan, P ^a  

^a Ohio State University   (United States)

^b Louisiana State University   (United States)

Author keywords

Automatic parallelization; Load; Stencil computations; Tiling

Indexed keywords

AUTOMATIC PARALLELIZATION; STENCIL COMPUTATIONS; TILING;

COMPUTATION THEORY; DATA STRUCTURES; NATURAL SCIENCES COMPUTING;

PARALLEL PROCESSING SYSTEMS;

EID: 35448944792     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250734.1250761     Document Type: Conference Paper

References (29)

1. V. Adve, G. Jin, J. Mellor-Crummey, and Q. Yi. High performance fortran compilation techniques for parallelizing scientific codes. In Proceedings of Supercomputing '98, pages 1-23, 1998.
2. N. Ahmed, N. Mateev, and K. Pingali. Synthesizing transformations for locality enhancement of imperfectly nested loops. In Proceedings of ACMICS 2000, pages 141-152, 2000.
3. N. Ahmed, N. Mateev, and K. Pingali. Tiling imperfectly-nested loop nests. In Proceedings of SC'00, page 31, 2000.
4. N. Ahmed, N. Mateev, and K. Pingali. Synthesizing transformations for locality enhancement of imperfectly-nested loop nests. International Journal of Parallel Programming, 29(5), Oct. 2001.
5. C. Ancourt and F. Irigoin. Scanning polyhedra with do loops. In Proceedings of PPOPP '91, pages 39-50, 1991.
6. R. Andonov, S. Balev, S. Rajopadhye, and N. Yanev. Optimal semi-oblique tiling. IEEE Trans. Par. &Dist. Sys., 14(9):944-960, 2003.
7. P. Boulet, A. Darte, T. Risset, and Y. Robert. (Pen)-ultimate tiling? Integration, the VLSI Journal, 17(1):33-51, 1994.
8. S. Coleman and K. S. McKinley. Tile size selection using cache organization and data layout. In Proceedings of PLDI '95, pages 279-290, 1995.
9. F. Desprez, J. Dongarra, F. Rastello, and Y. Robert. Determining the idle time of a tiling: new results. Journal of Information Science and Engineering, 14:167-190, 1998.
10. M. Frigo and V. Strumpen. The memory behavior of cache oblivious stencil computations. J. of Supercomputing, 2006.
11. M. Griebl. On tiling space-time mapped loop nests. In Proceedings of SPAA '01, pages 322-323, 2001.
12. M. Griebl. Automatic Parallelization of Loop Programs for Distributed Memory Architectures. University of Passau, 2004. Habilitation Thesis.
13. R. Haralick and L. Shapiro. Computer and Robot Vision. Addison Wesley, 1992.
14. E. Hodzic and W. Shang. On time optimal supernode shape. IEEE Trans. Par. & Dist. Sys., 13(12): 1220-1233, 2002.
15. K. Hogstedt, L. Carter, and J. Ferrante. Determining the idle time of a tiling. In Proceedings of POPL '97, pages 160-173, 1997.
16. K. Hogstedt, L. Carter, and J. Ferrante. Selecting tile shape for minimal execution time. In Proceedings of SPAA '99, pages 201-211, 1999.
17. F. Irigoin and R. Triolet. Supernode partitioning. In Proceedings of POPL '88, pages 319-329, 1988.
18. S. Kamil, K. Datta, S. Williams, L. Oliker, J. Shalf, and K. Yelick. Implicit and explicit optimizations for stencil computations. In Proceedings of MSPC '06, pages 51-60, 2006.
19. S. Kamil, P. Husbands, L. Oliker, J. Shalf, and K. Yelick. Impact of modern memory subsystems on cache optimizations for stencil computations. In Proceedings of MSP '05, pages 36-43, 2005.
20. W. Kelly, W. Pugh, and E. Rosser. Code generation for multiple mappings. In Proceedings of FRONTIERS '95, page 332, 1995.
21. J. Ramanujam and P. Sadayappan. Tiling multidimensional iteration spaces for nonshared memory machines. In Proceedings of Supercomputing '91, pages 111-120, 1991.
22. L. Renganarayana and S. Rajopadhye. A geometric programming framework for optimal multi-level tiling. In Proceedings of SC '04, page 18, 2004.
23. A. Sawdey, M. O'Keefe, and R. Bleck. The design, implementation, and performance of a parallel ocean circulation model. In Proceedings of 6th ECMWF Workshop on the Use of Parallel Processors in Meteorology: Coming of Age, pages 523-550, 1995.
24. A. Sawdey and M. T. O'Keefe. Program analysis of overlap area usage in self-similar parallel programs. In Proceedings of LCPC '97, pages 79-93, 1998.
25. R. Schreiber and J. Dongarra. Automatic blocking of nested loops. Technical report, University of Tennessee, Knoxville, TN, Aug. 1990.
26. Y. Song and Z. Li. New tiling techniques to improve cache temporal locality. In Proceedings of PLDI "99, pages 215-228, 1999.
27. A. Taflove and S. C. Hagness. Computational Electrodynamics: The Finite-Difference Time-Domain Method, Third Edition. Artech House Publishers, 2005.
28. M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proceedings of PLDI '91, pages 30-44, 1991.
29. M. Wolfe. More iteration space tiling. In Proceedings of Supercomputing '89, pages 655-664, 1989.