Neural CMOS-integrated circuit and its application to data classification

IEEE Transactions on Neural Networks and Learning Systems

Volumn 23, Issue 5, 2012, Pages 717-724

  Goknar, Izzet Cem ^a   Yildiz, Merih ^a   Minaei, Shahram ^a   Deniz, Engin ^a  

^a DOGUS UNIVERSITY   (Turkey)

Author keywords

Classifier; complementary metal oxide semiconductor (CMOS); Fisher; Haberman; Iris

Indexed keywords

CLASSIFICATION PERFORMANCE; COMPLEMENTARY METAL OXIDE SEMICONDUCTORS; FABRICATION PARAMETERS; FISHER; FISHER'S LINEAR DISCRIMINANT ANALYSIS; HABERMAN; IRIS; PERCEPTRON LEARNING;

ALGORITHMS; CLASSIFIERS; DIELECTRIC DEVICES; DISCRIMINANT ANALYSIS;

INTEGRATED CIRCUITS;

ALGORITHM; ARTIFICIAL NEURAL NETWORK; AUTOMATED PATTERN RECOGNITION; DEVICE FAILURE ANALYSIS; DEVICES; DISCRIMINANT ANALYSIS; EQUIPMENT DESIGN; PROCEDURES; SEMICONDUCTOR; SIGNAL PROCESSING;

ALGORITHMS; DISCRIMINANT ANALYSIS; EQUIPMENT DESIGN; EQUIPMENT FAILURE ANALYSIS; NEURAL NETWORKS (COMPUTER); PATTERN RECOGNITION, AUTOMATED; SEMICONDUCTORS; SIGNAL PROCESSING, COMPUTER-ASSISTED;

EID: 84876904961     PISSN: 2162237X     EISSN: 21622388     Source Type: Journal    
DOI: 10.1109/TNNLS.2012.2188541     Document Type: Article

References (26)

1. E. Hunt, Artificial Intelligence. New York: Academic, 1975.
2. H. S. Abdel-Aty-Zohdy and M. Al-Nsour, "Reinforcement learning neural network circuits for electronic nose," in Proc. IEEE Int. Symp. Circuits Syst., Orlando, FL, May-Jun. 1999, pp. 379-382.
3. C. Toumazou, G. S. Moschytz, and M. B. Gilbert, Trade-Offs in Analog Circuit Design: The Designer's Companion. Norwell, MA: Kluwer, 2002.
4. B. Liu, C. Chen, and J. Tsao, "A modular current-mode classifier circuit for template matching application," IEEE Trans. Circuit Syst. II Analog Digital Signal, vol. 47, no. 2, pp. 145-151, Feb. 2000.
5. M. Yildiz, S. Minaei, and C. Göknar, "A flexible current-mode classifier circuit and its applications," Int. J. Circuit Theory Appl., vol. 39, no. 9, pp. 933-945, Sep. 2010.
6. F. Li, C.-H. Chang, and L. Siek, "A compact current mode neuron circuit with Gaussian taper learning capability," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 2129-2132.
7. G. Lin and B. Shi, "A current-mode sorting circuit for pattern recognition," in Proc. Intell. Process. Manuf. Mater., Honolulu, HI, Jul. 1999, pp. 1003-1007.
8. D. Y. Aksin and S. Aras, "A compact distance cell for analog classifiers," in Proc. IEEE Int. Symp. Circuits Syst., Kobe, Japan, May 2005, pp. 3627-3630.
9. G. Lin and B. Shi, "A multi-input current-mode fuzzy integrated circuit for pattern recognition," in Proc. Intell. Process. Manuf. Mater., Honolulu, HI, Jul. 1999, pp. 687-693.
10. J. L. Ayala, A. G. Lomena, M. Lopez-Vallejo, and A. Fernandez, "Design of a pipelined hardware architecture for real-time neural network computations," in Proc. 45th Midwest Symp. Circuits Syst., Aug. 2002, pp. 419-422.
11. J. Zhu, "Toward an FPGA based reconfigurable computing environment for neural network implementations," in Proc. Int. Conf. Artif. Neural Netw. Conf., Sep. 1999, pp. 661-666.
12. S. Y. Peng, P. E. Hasler, and D. Anderson, "An analog programmable multi-dimensional radial basis function based classifier," in Proc. Int. Conf. Very Large Scale Integration, Atlanta, GA, Oct. 2007, pp. 13-18.
13. M. Yildiz, S. Minaei, and C. Göknar, "A CMOS classifier circuit using neural networks with novel architecture," IEEE Trans. Neural Netw., vol. 18, no. 6, pp. 1845-1849, Nov. 2007.
14. R. Dlugosz, T. Talaska, W. Pedrycz, and R. Wojtyna, "Realization of the conscience mechanism in CMOS implementation of winner-takesall self-organizing neural networks," IEEE Trans. Neural Netw., vol. 21, no. 6, pp. 961-971, Jun. 2010.
15. R. A. Fisher, "The use of multiple measurements in taxonomic problems," Ann. Eugenics, vol. 7, no. 2, pp. 179-188, 1936.
16. M. Yildiz, S. Minaei, and S. Özoguz, "Linearly weighted classifier circuit," in Proc. Northeast Workshop Circuits Syst., Toulouse, France, Jun.-Jul. 2009, pp. 99-102.
17. L. Qi and W. T. Donald, "Principal feature classification," IEEE Trans. Neural Netw., vol. 8, no. 1, pp. 155-160, Jan. 1997.
18. D. Qian, "Modified Fisher's linear discriminant analysis for hyperspectral imagery," IEEE Geosci. Remote Sens. Lett., vol. 4, no. 4, pp. 503-507, Oct. 2007.
19. H. Çevikalp, "Theoretical analysis of linear discriminant analysis criteria," in Proc. IEEE 14th Signal Process. Commun. Applicat., Antalya, Turkey, Apr. 2006, pp. 1-4.
20. Q. Li, "Classification using principal features with application to speaker verification," Ph.D. dissertation, Dept. Electr. Comput. Biomed. Eng., Univ. Rhode Island, Kingston, Oct. 1995.
21. D. Y. Aksin, S. Aras, and I. C. Göknar, "CMOS realization of user programmable, single-level, double-threshold generalized perceptron," in Proc. Turkish Artif. Intell. Neural Netw. Conf., Izmir, Turkey, Jul. 2000, pp. 117-125.
22. Y. Zhao, B. Deng, and Z. Wang, "Analysis and study of perceptron to solve XOR problem," in Proc. 2th Int. Workshop Auto. Decentralized Syst., Nov. 2002, pp. 168-173.
23. I. Genç and C. Güzelis, "Threshold class CNNs with input-dependent initial state," in Proc. IEEE Int. Workshop Cellular Neural Netw. Applicat., Apr. 1998, pp. 130-135.
24. Parameter Ruler Design CMOS AMS 0.35 μm, Mentor Graphics Corporation, Wilsonville, OR, 2008.
25. M. Yildiz, S. Minaei, and I. C. Göknar, "A low-power multilevel-output classifier circuit," in Proc. Eur. Conf. Circuit Theory Des., Seville, Spain, Aug. 2007, pp. 747-750.
26. M. Yildiz, S. Minaei, and C. Göknar, "Realization and template matching application of a CMOS classifier circuit," in Proc. Appl. Electron. Conf., Sep. 2008, pp. 231-234.