메뉴 건너뛰기




Volumn 18, Issue 6, 2007, Pages 1845-1849

A CMOS classifier circuit using neural networks with novel architecture

Author keywords

Classifier; Current mode; Neural network (NN)

Indexed keywords

COMPUTER SIMULATION; CURRENT VOLTAGE CHARACTERISTICS; ELECTRIC INVERTERS; NEURAL NETWORKS; SPICE;

EID: 36348976476     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2007.902961     Document Type: Article
Times cited : (12)

References (12)
  • 1
    • 0033888747 scopus 로고    scopus 로고
    • Amodular current-mode classifier circuit for template matching application
    • Feb
    • B. Liu, C. Chen, and J. Tsao, "Amodular current-mode classifier circuit for template matching application," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 47, no. 2, pp. 145-151, Feb. 2000.
    • (2000) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.47 , Issue.2 , pp. 145-151
    • Liu, B.1    Chen, C.2    Tsao, J.3
  • 3
    • 0032662206 scopus 로고    scopus 로고
    • Reinforcement learning neural network circuits for electronic nose
    • Orlando, FL
    • H. S. Abdel-Aty-Zohdy and M. Al-Nsour, "Reinforcement learning neural network circuits for electronic nose," in Proc. IEEE Int. Symp. Circuits Syst., Orlando, FL, 1999, vol. 5, pp. 379-382.
    • (1999) Proc. IEEE Int. Symp. Circuits Syst , vol.5 , pp. 379-382
    • Abdel-Aty-Zohdy, H.S.1    Al-Nsour, M.2
  • 4
    • 85039990670 scopus 로고    scopus 로고
    • A current-mode sorting circuit for pattern recognition
    • Honolulu, HI, Jul. 10-15
    • G. Lin and B. Shi, "A current-mode sorting circuit for pattern recognition," in Proc. 2nd Int. Conf. Intell. Process. Manuf. Mater. Honolulu, HI, Jul. 10-15, 1999, pp. 1003-1007.
    • (1999) Proc. 2nd Int. Conf. Intell. Process. Manuf. Mater , pp. 1003-1007
    • Lin, G.1    Shi, B.2
  • 5
    • 80155148335 scopus 로고    scopus 로고
    • A multi-input current-mode fuzzy integrated circuit for pattern recognition
    • Honolulu, HI, Jul. 10-15
    • G. Lin and B. Shi, "A multi-input current-mode fuzzy integrated circuit for pattern recognition," in Proc. 2nd Int. Conf. Intell. Process. Manuf. Mater., Honolulu, HI, Jul. 10-15, 1999, pp. 687-693.
    • (1999) Proc. 2nd Int. Conf. Intell. Process. Manuf. Mater , pp. 687-693
    • Lin, G.1    Shi, B.2
  • 7
    • 33750119751 scopus 로고    scopus 로고
    • Analysis and simulation of a mixed-mode neuron architecture for sensor conditioning
    • Sep
    • G. Zatorre-Navarro, N. Medrano-Marques, and S. Celma-Pueyo, "Analysis and simulation of a mixed-mode neuron architecture for sensor conditioning," IEEE Trans. Neural Netw., vol. 17, no. 5, pp. 1332-1335, Sep. 2006.
    • (2006) IEEE Trans. Neural Netw , vol.17 , Issue.5 , pp. 1332-1335
    • Zatorre-Navarro, G.1    Medrano-Marques, N.2    Celma-Pueyo, S.3
  • 8
    • 27144500190 scopus 로고    scopus 로고
    • Cellular neural networks with trapezoidal activation function
    • E. Bilgili, I. C. Göknar, and O. N. Uçan, "Cellular neural networks with trapezoidal activation function," Int. J. Circuit Theory Appl., vol. 33, no. 5, pp. 393-417, 2005.
    • (2005) Int. J. Circuit Theory Appl , vol.33 , Issue.5 , pp. 393-417
    • Bilgili, E.1    Göknar, I.C.2    Uçan, O.N.3
  • 9
    • 36348940844 scopus 로고    scopus 로고
    • CMOS realization of user programmable, single-level, double-threshold generalized perceptron
    • Izmir, Turkey, Jun. 21-23
    • D. Y. Aksin, S. Aras, and I. C. Göknar, "CMOS realization of user programmable, single-level, double-threshold generalized perceptron," in Proc. Turkish Artif. Intell. Neural Netw. Conf., Izmir, Turkey, Jun. 21-23, 2000, pp. 117-125.
    • (2000) Proc. Turkish Artif. Intell. Neural Netw. Conf , pp. 117-125
    • Aksin, D.Y.1    Aras, S.2    Göknar, I.C.3
  • 11
    • 0000111345 scopus 로고
    • Output stage for current-mode feedback amplifier, theory and applications
    • A. F. Arbel and L. Goldminz, "Output stage for current-mode feedback amplifier, theory and applications," Analog Integrated Circuits Signal Process., vol. 2, no. 3, pp. 243-255, 1992.
    • (1992) Analog Integrated Circuits Signal Process , vol.2 , Issue.3 , pp. 243-255
    • Arbel, A.F.1    Goldminz, L.2
  • 12


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.