An analog programmable multi-dimensional radial basis function based classifier

2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC

Volumn , Issue , 2007, Pages 13-18

  Peng, Sheng Yu ^a   Hasler, Paul E ^a   Anderson, David ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ATTITUDE CONTROL; BEAM QUALITY; CLASSIFICATION (OF INFORMATION); CLASSIFIERS; COVARIANCE MATRIX; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; ERROR ANALYSIS; FEEDFORWARD NEURAL NETWORKS; FUNCTIONS; IMAGE SEGMENTATION; LEARNING SYSTEMS; LSI CIRCUITS; NETWORKS (CIRCUITS); OPTICAL PROPERTIES; POWDERS; PROBABILITY DISTRIBUTIONS; PROGRAMMABLE LOGIC CONTROLLERS; RADIAL BASIS FUNCTION NETWORKS; TRANSFER FUNCTIONS; TRELLIS CODES; VECTORS;

CLASSIFIER PERFORMANCE; DIGITAL COUNTERPARTS; DIGITAL MICROPROCESSORS; EQUAL ERROR RATE; FLOATING GATES; GAUSSIAN FUNCTIONS; INTERNATIONAL CONFERENCES; MAXIMUM-LIKELIHOOD; MULTI-DIMENSIONAL; MULTIVARIATE GAUSSIAN; ORDERS-OF-MAGNITUDE; POWER-EFFICIENT; RADIAL-BASIS FUNCTION; RECEIVER OPERATING CHARACTERISTIC CURVES; TRANSFER CHARACTERISTICS; VECTOR QUANTIZER; VERY LARGE-SCALE INTEGRATION; WINNER-TAKE-ALL;

ANALOG TO DIGITAL CONVERSION;

EID: 50149112469     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2007.4402465     Document Type: Conference Paper

References (9)

1. P. Hasler, P. D. Smith, D. Graham, R. Ellis, and D. V. Anderson,"Analog Floating-Gate, On-Chip Auditory Sensing System Interfaces," in IEEE J. Sensors, vol. 5, no. 5, pp.1027-1034, Oct. 2005.
2. G. Cauwenberghs and V. Pedron i,"A low-power CMOS analog vector quantizer," in IEEE J. Solid-State Circuits, vol. 32, no. 8, pp.1278-1283, Aug. 1997.
3. T. Yamasaki and T. Shibata,"Analog soft-pattern-matching classifier using floating-gate MOS technology," in IEEE Trans. Neural Networks, vol. 14, no. 5, pp.1257-1265, Sep. 2003.
4. T. Delbruck, "Bump circuits for computing similarity and dissimilarity of analog voltage," in Proc. Int. Neural Network Society, Seattle, WA, 1991.
5. M. Kucic, A. Low, P. Hasler, and J. Neff, "A programmable continuous-time floating-gate Fourier processor," in IEEE Trans. Circuit and system II, pp. 90-99, Jan. 2001.
6. A. Bandyopadhyay, G.J. Serrano, and P. Hasler, "Adaptive Algorithm Using Hot-Electron Injection for Programming Analog Computational Memory Elements Within 0.2% of Accuracy Over 3.5 Decades," in IEEE J. Solid-State Circuits, vol. 41, no. 9, pp.2107-2114, Sept. 2006.
7. V. Srinivasan, G. J. Serrano, J. Gray, and P. Hasler, "A precision cmos amplifier using floating-gates for offset cancellation," in Proc. CICC05, Sept. 2005, pp. 734737.
8. J. Glossner, K. Chirca, M. Schulte, H. Wang, N. Nasimzada, D. Har, S. Wang; A. J. Hoane, G. Nacer, M. Moudgill, M., S. Vassiliadis, "Sandblaster low power DSP," in IEEE Prec. Custom Integrated Circuits Conference, pp.575-581, oct. 2004.
9. R. Chawla, A. Bandyopadhyay, V. Srinivasan, and P. Hasler, "A 531nW/MHz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity," in IEEE Prec. Custom Integrated Circuits Conference, pp.651-654, oct. 2004.