Cooperating virtual memory and write buffer management for flash-based storage systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 21, Issue 4, 2013, Pages 706-719

  Shi, Liang ^a,b   Li, Jianhua ^a,b   Xue, Chun Jason ^c   Zhou, Xuehai ^a  

^a UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^b City University of Hong Kong Joint Advanced Research Center   (China)

^c CITY UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

rm scriptstyle NAND Flash memory; Adaptive partition cluster least recently used (APCLRU); Flash translation layer (FTL); virtual memory; write buffer; write buffer aware least recently used (WBLRU)

Indexed keywords

BUFFER MANAGEMENT; COOPERATIVE MANAGEMENT; FLASH TRANSLATION LAYER; LEAST RECENTLY USED; SECONDARY STORAGE; VIRTUAL MEMORY; VIRTUAL MEMORY MANAGEMENT; WRITE BUFFER;

EMBEDDED SYSTEMS; FLASH MEMORY; MOBILE DEVICES; STORAGE MANAGEMENT;

BUFFER STORAGE;

EID: 84875610398     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2012.2193909     Document Type: Article

References (36)

1. T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang, "Special issues in flash," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2008, pp. 821-826.
2. K. Lee and A. Orailoglu, "Application specific non-volatile primary memory for embedded systems," in Proc. 6th IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth., 2008, pp. 31-36.
3. C. Li-Pin and K. Tei-Wei, "Efficient management for large-scale flashmemory storage systems with resource conservation," ACM Trans. Storage, vol. 1, no. 4, pp. 381-418, 2005.
4. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy, "Design tradeoffs for SSD performance," in Proc. USENIX Annu. Tech. Conf., 2008, pp. 57-70.
5. L.-P. Chang and T.-W. Kuo, "An adaptive striping architecture for flash memory storage systems of embedded systems," in Proc. 8th IEEE Real-Time Embed. Technol. Appl. Symp., Nov. 2002, pp. 187-196.
6. Y. Huang, T. Liu, and C. Xue, "Register allocation for write activity minimization on non-volatile main memory," in Proc. 16th Asia South Pacific Design Autom. Conf., Jan. 2011, pp. 129-134.
7. Y. Huang, T. Liu, and C. J. Xue, "Register allocation for write activity minimization on non-volatile main memory for embedded systems," J. Syst. Arch., vol. 58, no. 1, pp. 13-23, 2012.
8. L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, X. Zhou, and E. H.-M. Sha, "Write activity reduction on flash main memory via smart victim cache," in Proc. 20th Symp. Great Lakes Very Large Scale Integr. Syst., 2010, pp. 91-94.
9. H. Jo, J.-U. Kang, S.-Y. Park, J.-S. Kim, and J. Lee, "FAB: Flash-aware buffer management policy for portable media players," IEEE Trans. Consumer Electron., vol. 52, no. 2, pp. 485-493, May 2006. (Pubitemid 44203122)
10. H. Kim and S. Ahn, "BPLRU: A buffer management scheme for improving random writes in flash storage," in Proc. 6th USENIX Conf. File Storage Technol., 2008, pp. 1-14.
11. S.-Y. Park, D. Jung, J.-U. Kang, J.-S. Kim, and J. Lee, "CFLRU: A replacement algorithm for flash memory," in Proc. Int. Conf. Compil., Arch. Synth. Embed. Syst., 2006, pp. 234-241. (Pubitemid 47113111)
12. L. Shi, J. Li, C. J. Xue, C. Yang, and X. Zhou, "EXLRU: A unified write buffer cache management for flash memory," in Proc. ACM Int. Conf. Embed. Softw., 2011, pp. 339-348.
13. J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho, "A space-efficient flash translation layer for compactflash systems," IEEE Trans. Consumer Electron., vol. 48, no. 2, pp. 366-375, May 2002. (Pubitemid 34798899)
14. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song, "A log buffer-based flash translation layer using fully-associative sector translation," ACM Trans. Embed. Comput. Syst., vol. 6, no. 3, pp. 1-18, 2007.
15. S. Kang, S. Park, H. Jung, H. Shim, and J. Cha, "Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices," IEEE Trans. Comput., vol. 58, no. 6, pp. 744-758, Jun. 2009.
16. D. Seo and D. Shin, "Recently-evicted-first buffer replacement policy for flash storage devices," IEEE Trans. Consumer Electron., vol. 54, no. 3, pp. 1228-1235, Aug. 2008.
17. J. Seol, H. Shim, J. Kim, and S. Maeng, "A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks," in Proc. Int. Conf. Compil., Arch., Synth. Embed. Syst., 2009, pp. 137-146.
18. X.-Y. Hu, E. Eleftheriou, R. Haas, I. Iliadis, and R. Pletka, "Write amplification analysis in flash-based solid state drives," in Proc. SYSTOR: Israeli Experim. Syst. Conf., 2009, pp. 1-9.
19. H. Jung, H. Shim, S. Park, S. Kang, and J. Cha, "LRU-WSR: Integration of LRU and writes sequence reordering for flash memory," IEEE Trans. Consumer Electron., vol. 54, no. 3, pp. 1215-1223, Aug. 2008.
20. Y. Ou, T. Härder, and P. Jin, "CFDC: A flash-aware replacement policy for database buffer management," in Proc. 5th Int. Workshop Data Manage. New Hardw., 2009, pp. 15-20.
21. L. Shi, C. J. Xue, and X. Zhou, "Cooperating write buffer cache and virtual memory management for flash memory based systems," in Proc. 17th IEEE Real-Time Embed. Technol. Appl. Symp., Apr. 2011, pp. 147-156.
22. Z. Li, P. Jin, X. Su, K. Cui, and L. Yue, "CCF-LRU: A new buffer replacement algorithm for flash memory," IEEE Trans. Consumer Electron., vol. 55, no. 3, pp. 1351-1359, Aug. 2009.
23. Y. Lv, B. Cui, B. He, and X. Chen, "Operation-aware buffer management in flash-based systems," in Proc. SIGMOD Int. Conf. Manage. Data, 2011, pp. 13-24.
24. J. Li, L. Shi, C. Xue, C. Yang, and Y. Xu, "Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache," in Proc. 9th IEEE Symp. Embed. Syst. Real-Time Multimedia, Oct. 2011, pp. 19-28.
25. J. Li, C. Xue, and Y. Xu, "STT-RAM based energy-efficiency hybrid cache for CMPs," in Proc. IEEE/IFIP 19th Int. Conf. Very Large Scale Integr. Syst. Syst.-Chip, Oct. 2011, pp. 31-36.
26. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li, "Emerging non-volatile memories: Opportunities and challenges," in Proc. IEEE/ACM/IFIP Int. Conf. Hardw./Softw. Codesign Syst. Synth., Oct. 2011, pp. 325-334.
27. T. Nirschl, J. B. Phipp, T. D. Happ, G. W. Burr, B. Rajendran, M.-H. Lee, A. Schrott, M. Yang, M. Breitwisch, C.-F. Chen, E. Joseph, M. Lamorey, R. Cheek, S.-H. Chen, S. Zaidi, S. Raoux, Y. C. Chen, Y. Zhu, R. Bergmann, H.-L. Lung, and C. Lam, "Write strategies for 2 and 4-bit multi-level phase-change memory," in Proc. IEEE IEDM, Dec. 2007, pp. 461-464.
28. D. Comer, "Ubiquitous B-tree," J. ACM Comput. Surveys, vol. 11, no. 2, pp. 121-137, 1979.
29. Ikfguxm 1g 8 bit NAND Flash Memory Data Sheet, Samsung Electronics Company, Ltd., Seoul, South Korea, Sep. 2006.
30. N. Nethercote and J. Seward, "Valgrind: A framework for heavyweight dynamic binary instrumentation," in Proc. SIGPLAN Not., 2007, pp. 89-100. (Pubitemid 47630678)
31. H.-L. Li, C.-L. Yang, and H.-W. Tseng, "Energy-aware flash memory management in virtual memory system," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, no. 8, pp. 952-964, Aug. 2008.
32. A. Gupta, Y. Kim, and B. Urgaonkar, "DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings," in Proc. 14th Int. Conf. Arch. Support Program. Lang. Operat. Syst., 2009, pp. 229-240.
33. Z. Qin, Y. Wang, D. Liu, Z. Shao, and Y. Guan, "MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems," in Proc. 48th Design Autom. Conf., 2011, pp. 17-22.
34. Y. Wang, D. Liu, Z. Qin, and Z. Shao, "An endurance-enhanced flash translation layer via reuse for NAND flash memory storage systems," in Proc. Design, Autom. Test Eur. Conf. Exhibit., Mar. 2011, pp. 1-6.
35. Y. Wang, D. Liu, M. Wang, Z. Qin, Z. Shao, and Y. Guan, "RNFTL: A reuse-aware NAND flash translation layer for flash memory," in Proc. ACM SIGPLAN/SIGBED Conf. Lang., Compil., Tools Embed. Syst., 2010, pp. 1-10.
36. C.-H. Wu and T.-W. Kuo, "An adaptive two-level management for the flash translation layer in embedded systems," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Design, Nov. 2006, pp. 601-606.