-
1
-
-
24944461690
-
An adaptive striping architecture for flash memory storage systems of embedded systems
-
Sep
-
L.-P. Chang and T.-W. Kuo, "An adaptive striping architecture for flash memory storage systems of embedded systems," in Proc. 8th IEEE Real-Time and Embedded Technol. Appl. Symp., Sep. 2002, pp. 24-27.
-
(2002)
Proc. 8th IEEE Real-Time and Embedded Technol. Appl. Symp
, pp. 24-27
-
-
Chang, L.-P.1
Kuo, T.-W.2
-
2
-
-
0031344420
-
-
Managing flash memory in personal communication devices, in Proc. 1997 Int. Symp. Consumer Electronics ISCE'97, Singapore, Dec. 1997, pp. 177-182
-
M. Chiang, P. Lee, and R. Chang, "Managing flash memory in personal communication devices," in Proc. 1997 Int. Symp. Consumer Electronics (ISCE'97), Singapore, Dec. 1997, pp. 177-182.
-
-
-
Chiang, M.1
Lee, P.2
Chang, R.3
-
3
-
-
84944405520
-
Storage alternatives for mobile computers
-
Nov
-
F. Douglis, F. Kaashoek, B. Marsh, R. Caceres, K. Li, and J. Tauber, "Storage alternatives for mobile computers," in Proc. 1994 Symp. Operating Syst. Design Implementation, Nov. 1994, pp. 25-37.
-
(1994)
Proc. 1994 Symp. Operating Syst. Design Implementation
, pp. 25-37
-
-
Douglis, F.1
Kaashoek, F.2
Marsh, B.3
Caceres, R.4
Li, K.5
Tauber, J.6
-
4
-
-
3242742096
-
The design of DEETM: A framework for dynamic energy efficiency and temperature management
-
M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas, "The design of DEETM: A framework for dynamic energy efficiency and temperature management," J. Instruction-Level Parallelism, vol. 3, 2002.
-
(2002)
J. Instruction-Level Parallelism
, vol.3
-
-
Huang, M.1
Renau, J.2
Yoo, S.-M.3
Torrellas, J.4
-
5
-
-
0030259456
-
Reducing network latency using subpages in a global memory environment
-
H. A. Jamrozik, M. J. Feeley, G. M. Voelker, J. Evans, A. R. Karlin, H. M. Levy, and M. K. Vernon, "Reducing network latency using subpages in a global memory environment," in Proc. 7th ACM Conf. Archit. Support Program. Languages Operating Syst., 1996, pp. 258-267.
-
(1996)
Proc. 7th ACM Conf. Archit. Support Program. Languages Operating Syst
, pp. 258-267
-
-
Jamrozik, H.A.1
Feeley, M.J.2
Voelker, G.M.3
Evans, J.4
Karlin, A.R.5
Levy, H.M.6
Vernon, M.K.7
-
6
-
-
48349091953
-
Fass: A flash-aware swap system
-
Mar
-
D. Jung, J.-S. Kim, S.-Y. Park, J.-U. Kang, and J. Lee, "Fass: A flash-aware swap system," in Proc. Int. Workshop Software Support for Portable Storage, Mar. 2005.
-
(2005)
Proc. Int. Workshop Software Support for Portable Storage
-
-
Jung, D.1
Kim, J.-S.2
Park, S.-Y.3
Kang, J.-U.4
Lee, J.5
-
7
-
-
85084162500
-
A flash-memory based file system
-
Jan
-
A. Kawaguchi, S. Nishioka, and H. Motoda, "A flash-memory based file system," in Proc. 1995 USENIX Tech. Conf., Jan. 1995, pp. 155-164.
-
(1995)
Proc. 1995 USENIX Tech. Conf
, pp. 155-164
-
-
Kawaguchi, A.1
Nishioka, S.2
Motoda, H.3
-
8
-
-
0032658785
-
On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies
-
D. Lee, J. Choi, J.-H. Kim, S. H. Noh, S. L. Min, Y. Cho, and C.-S. Kim, "On the existence of a spectrum of policies that subsumes the least recently used (LRU) and least frequently used (LFU) policies," Meas. Modeling Comput. Syst., pp. 134-143, 1999.
-
(1999)
Meas. Modeling Comput. Syst
, pp. 134-143
-
-
Lee, D.1
Choi, J.2
Kim, J.-H.3
Noh, S.H.4
Min, S.L.5
Cho, Y.6
Kim, C.-S.7
-
9
-
-
35448955692
-
Valgrind: A framework for heavyweight dynamic binary instrumentation
-
N. Nethercote and J. Seward, "Valgrind: A framework for heavyweight dynamic binary instrumentation," SIGPLAN Not., vol. 42, no. 6, pp. 89-100, 2007.
-
(2007)
SIGPLAN Not
, vol.42
, Issue.6
, pp. 89-100
-
-
Nethercote, N.1
Seward, J.2
-
10
-
-
84932118028
-
Energy-aware demand paging on NAND flash-based embedded storages
-
C. Park, J.-U. Kang, S.-Y. Park, and J.-S. Kim, "Energy-aware demand paging on NAND flash-based embedded storages," in ISLPED '04: Proc. IEEE/ACM Int. Symp. Low Power Electron. Design, pp. 338-343.
-
ISLPED '04: Proc. IEEE/ACM Int. Symp. Low Power Electron. Design
, pp. 338-343
-
-
Park, C.1
Kang, J.-U.2
Park, S.-Y.3
Kim, J.-S.4
-
11
-
-
1142275612
-
A low-cost memory architecture with NAND XIP for mobile embedded systems
-
C. Park, J. Seo, S. Bae, H. Kim, S. Kim, and B. Kim, "A low-cost memory architecture with NAND XIP for mobile embedded systems," in Proc. 1st IEEE/ACM/IFIP Int. Conf. Hardware/Software Codesign Syst. Synthesis, 2003, pp. 138-143.
-
(2003)
Proc. 1st IEEE/ACM/IFIP Int. Conf. Hardware/Software Codesign Syst. Synthesis
, pp. 138-143
-
-
Park, C.1
Seo, J.2
Bae, S.3
Kim, H.4
Kim, S.5
Kim, B.6
-
14
-
-
48349140040
-
-
Samsung Electronics CO., LTD, Datasheet of Samsung K9F1208R0B NAND Flash 2004.
-
Samsung Electronics CO., LTD, Datasheet of Samsung K9F1208R0B NAND Flash 2004.
-
-
-
-
15
-
-
48349131068
-
-
Samsung Electronics CO., LTD, Datasheet of Samsung OneNAND128 2004.
-
Samsung Electronics CO., LTD, Datasheet of Samsung OneNAND128 2004.
-
-
-
-
16
-
-
48349140412
-
-
Samsung Electronics CO., LTD, Datasheet of Samsung K9K2G08X0A NAND Flash 2006.
-
Samsung Electronics CO., LTD, Datasheet of Samsung K9K2G08X0A NAND Flash 2006.
-
-
-
-
17
-
-
0003450887
-
CACTI 3.0: An Integrated Cache Timing, Power and Area Model Compaq Comput. Corp
-
Aug, Tech. Rep
-
P. Shivakumar and N. P. Jouppi, CACTI 3.0: An Integrated Cache Timing, Power and Area Model Compaq Comput. Corp., Aug. 2001, Tech. Rep..
-
(2001)
-
-
Shivakumar, P.1
Jouppi, N.P.2
-
18
-
-
84893786147
-
Assigning program and data objects to scratchpad for energy reduction
-
Mar
-
S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in Proc. 2002 Design, Automation Test Eur. Conf. Exhib., Mar. 2002, pp. 409-417.
-
(2002)
Proc. 2002 Design, Automation Test Eur. Conf. Exhib
, pp. 409-417
-
-
Steinke, S.1
Wehmeyer, L.2
Lee, B.3
Marwedel, P.4
-
19
-
-
34247238746
-
An energy-efficient virtual memory system, with, flash memory as the secondary storage
-
H.-W. Tseng, H.-L. Li, and C.-L. Yang, "An energy-efficient virtual memory system, with, flash memory as the secondary storage," in ISLPED '06: Proc. IEEE/ACM Int. Symp. Low Power Electron. Design, pp. 418-423.
-
ISLPED '06: Proc. IEEE/ACM Int. Symp. Low Power Electron. Design
, pp. 418-423
-
-
Tseng, H.-W.1
Li, H.-L.2
Yang, C.-L.3
-
22
-
-
84893513203
-
The multi-queue replacement algorithm for second level buffer caches
-
Y. Zhou, J. Philbin, and K. Li, "The multi-queue replacement algorithm for second level buffer caches," in Proc. General Track: 2002 USENIX Annu. Tech. Conf., 2001, pp. 91-104.
-
(2001)
Proc. General Track: 2002 USENIX Annu. Tech. Conf
, pp. 91-104
-
-
Zhou, Y.1
Philbin, J.2
Li, K.3
|