Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip

Microprocessors and Microsystems

Volumn 37, Issue 3, 2013, Pages 319-332

  Nunez Yanez, Jose ^a   Lore, Geza ^b  

^a UNIVERSITY OF BRISTOL   (United Kingdom)

^b ARM LTD   (United Kingdom)

Author keywords

Energy modeling; Power estimation; System level modeling

Indexed keywords

DUAL CORE-PROCESSORS; ENERGY CONSUMPTION ANALYSIS; ENERGY MODELING; HARDWARE CONFIGURATIONS; MULTIMEDIA ALGORITHMS; POWER AND ENERGY CONSUMPTION; POWER ESTIMATIONS; SYSTEM-LEVEL MODELING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER OPERATING SYSTEMS; ENERGY UTILIZATION; REGRESSION ANALYSIS;

ARM PROCESSORS;

EID: 84875449376     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2012.12.004     Document Type: Article

References (30)

1. S. Borkar, and A. Chien The future of microprocessors Commun. ACM 54 5 2011 67 77
2. Nam Sung Kim Microarchitectural power modeling techniques for deep sub-micron microprocessors Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '04) 2004 ACM New York, NY, USA 212 221
3. C.H. van Berkel, Multi-core for mobile phones, in: Proceedings of the Conference on Design, Automation and Test in Europe (DATE '09), Belgium, 2009, pp. 1260-1265.
4. M. Caldari, M. Conti, M. Coppola, P. Crippa, S. Orcioni, L. Pieralisi, and C. Turchetti System-level power analysis methodology applied to the AMBA AHB bus Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum (DATE '03) vol. 2 2003 IEEE Computer Society Washington, DC, USA
5. A. Carroll, and G. Heiser An analysis of power consumption in a smartphone Proceedings of the 2010 USENIX Annual Technical Conference (USENIXATC'10) 2010 USENIX Association Berkeley, CA, USA 21
6. N. Sung Kim, T. Austin, T. Mudge, and D. Krunwald Challenges for architectural level power modeling Robert Graybill, Rami Melhem, Power Aware Computing 2002 Kluwer Academic Publishers Norwell, MA, USA 317 337
7. D. Burger, and T. Austin The SimpleScalar tool set, version 2.0 SIGARCH Comput. Archit. News 25 3 1997 3 25
8. D. Brooks, R. Dick, R. Joseph, and L. Shang Power, thermal, and reliability modeling in nanometer-scale microprocessors Micro IEEE 27 3 2007 49 62 (Pubitemid 47337547)
9. D. Brooks, V. Tiwari, and M. Martonosi Wattch: a framework for architectural-level power analysis and optimizations Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00) 2000 ACM New York, NY, USA
10. N. Vijaykrishnan, M. Kandemir, M.J. Irwin, H.S. Kim, W. Ye, Energy-driven integrated hardware-software optimizations using, in: Proceedings of the 27th International Symposium on SimplePower, Computer Architecture, 14-14 June, 2000, pp. 95-106.
11. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P.G. Emma, and M. Rosenfield New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors IBM J. Res. Develop. 47 5/6 2003
12. http://www.arm.com/products/processors/cortex-a/cortex-a9.php (accessed 12.12.12).
13. H. Jacobson, A. Buyuktosunoglu, P. Bose, E. Acar, R. Eickemeyer, Abstraction and microarchitecture scaling in early-stage power modeling, in: International Symposium on High-Performance Computer Architecture (HPCA), February, 2011.
14. B. Lee, D. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, in: International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII), San Jose, CA, October, 2006.
15. M. Moudgill, J. Wellman, and J. Moreno Environment for PowerPC microarchitecture exploration IEEE Micro 19 3 1999 15 25
16. A. Kleinosowski, J. Flynn, N. Meares, and D. Lilja Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research Workload Characterization of Emerging Computer Applications Kluwer International Series in Engineering and Computer Science Series vol. 610 2001 Kluwer Academic Publishers Norwell, MA, USA 83 100
17. S. Nikolaidis Instruction level energy modeling for pipelined processors J. Embedded Comput. 1 3 2005 317 324
18. M. Ibrahim A precise high-level power consumption model for embedded systems software EURASIP J. Embedded Syst. January 2011 (Article 1)
19. K. Ning, and D. Kaeli Power aware external bus arbitration for system-on-a-chip embedded systems Transactions on High-Performance Embedded Architectures and Compilers I, Per Stenstr Lecture Notes in Computer Science vol. 4050 2007 Springer-Verlag Berlin, Heidelberg
20. L. Ost high accuracy power estimation model for networks-on-chip Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes (SBCCI '09) 2009 ACM New York, NY, USA (Article 31)
21. I. Lee, et al., PowerViP: SoC power estimation framework at transaction level, in: Asia and South Pacific Conference on Design Automation, 2006, pp. 24-27. (No. 8).
22. D.C. Snowdon, E. Le Sueur, S. M. Petters, G. Heiser, Koala: a platform for OS-level power management, in: EuroSys, 2009, pp. 289-302.
23. A. Weissel, F. Bellosa, Process cruise control: event-driven clock scaling for dynamic power management, in: Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems CASES'02, October 2002.
24. A. Shye Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42) 2009 ACM New York, NY, USA 168 178
25. K. Kannan, D. Galbi, in: Measuring Active Power using PrimeTime PX-A User Perspective Synopsys Users Group Conference, Boston, MA September 21, 2010.
26. http://www.ddr-phy.org (accessed 12.12.12).
27. http://www.micron.com/products/dram/mobile-lpdram (accessed 12.12.12).
28. http://www.cadence.com/rl/Resources/technical-briefs/palladium-xp-tb.pdf (accessed 12.12.12).
29. Technical Note-Calculating Memory System Power for DDR3, Micron. < http://download.micron.com/pdf/technotes/ddr3/TN41-01DDR3%20Power.pdf > (accessed 12.12.12).
30. A. Gutierrez, R. Dreslinski, T. Wenisch, T. Mudge, A. Saidi, C. Emmons, and N. Paver Full-system analysis and characterization of interactive smartphone applications Proceedings of the 2011 IEEE International Symposium on Workload Characterization (IISWC '11) 2011 IEEE Computer Society Washington, DC, USA 81 90