Abstraction and microarchitecture scaling in early-stage power modeling

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 394-405

  Jacobson, Hans ^a   Buyuktosunoglu, Alper ^a   Bose, Pradip ^a   Acar, Emrah ^a   Eickemeyer, Richard ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVEL; ACADEMIC RESEARCH; ACTIVE POWER; CYCLE ACCURATE; MICRO ARCHITECTURES; PERFORMANCE SIMULATOR; POWER MODELING; SOUND THEORY; SYSTEMATIC METHODOLOGY;

COMPUTER ARCHITECTURE;

ABSTRACTING;

EID: 79955889329     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749746     Document Type: Conference Paper

References (21)

1. D. Brooks, P. Bose and M. Martonosi, "Power-performance simulation: design and validation strategies," ACM Sigmetrics Review, March 2004.
2. D. Brooks, P. Bose, V. Srinivasan, M. Gschwind, P. Emma, and M. Rosenfield, "New methodology for early stage, microarchitecture-level power-performance analysis of microprocessors," IBM Journal of R&D, 47 (Sep. 2003), 653-670.
3. D. Brooks, V. Tiwari and M. Martonosi, "Wattch: A framework for architectural level power analysis and optimization," In ISCA, June 2000.
4. G. Cai and C.H. Lim, "Architectural level power/performance optimization and dynamic power estimation," Proc. Cool Chips Tutorial collocated with MICRO, Nov. 1999.
5. D. Burger and T. Austin, "The SimpleScalar toolset, version 2.0, 1997." See also http://www.simplescalar.com.
6. A. Dhodapkar, C. H. Lim and G. Cai, "Tempest: A thermal enabled multi-model power/performance estimator," In PACS Workshop, Nov. 2000.
7. S. Ghiasi and D. Grunwald, "A comparison of two architectural power models," In LNCS 2008 (2001), 137-152. (Pubitemid 33312101)
8. S. H. Gunther, F. Binns, D.M. Carmean and J. C. Hall, "Managing the impact of increasing microprocessor power consumption," Intel Technology Journal 5, 1, Feb. 2001.
9. N. Vijaykrishnan, M. Kandemir, M. Irwin, H. Kim, and W. Ye, "Energy-driven integrated hardware-software optimizations using SimplePower," In ISCA, June 2000.
10. M. Powell, A. Biswas, J. Emer, S. Mukherjee, B. Sheikh, S. Yardi, "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters," In HPCA, Feb. 2009.
11. C. Isci and M. Martonosi, "Runtime power monitoring in high-end processors: Methodology and empirical data," In MICRO, Dec. 2003.
12. F. E. Harrell, Jr. Regression Modeling Strategies. Springer-Verlag New York, Inc., 2006.
13. B. Sinharoy, R. Kalla, J. M. Tendler, R. Eickemeyer and J. Joyner, "POWER5 system architecture," IBM Journal of R&D, vol. 49, no. 4/5, 2005.
14. R. Kalla, B. Sinharoy, W. J. Starke, M. Floyd, "POWER7: IBM's next generation server processor," IEEE Micro, vol. 30, no. 2, pp. 7-14, March/April 2010;
15. also presented at Hot Chips-21, 2008.
16. B. C. Lee and D. M. Brooks, "Accurate and efficient regression modeling for microarchitectural performance and power prediction," In ASPLOS, Oct. 2006.
17. E. Ipek, S. A. McKee, B. R. De Supinsky, M. Schulz, R. Caruana, "Efficienctly exploring architectural design spaces via predictive modeling," In ASPLOS, Oct. 2006.
18. V. Jimenez, C. Boneti, F. Cazorla, R. Gioiosa, E. Kursun, C. Cher, C. Isci, A. Buyuktosunoglu, P. Bose, M. Valero, "Power and thermal characterization of POWER6 system," In PACT, Sept. 2010.
19. M. S. S. Govindan, S. W. Keckler, D. Burger, "End-toend validation of architectural power models," In ISLPED, Aug. 2009.
20. F. Bellosa, "The benefits of event-driven energy accounting in power-sensitive systems," Proc. 9th ACM SIGOPS European Workshop, Kolding, Denmark, Sept. 2000.
21. W. L. Bircher, L. K. John, "Complete system power estimation: A trickle-down approach based on performance events," In ISPASS, April 2007.