A precise high-level power consumption model for embedded systems software

Eurasip Journal on Embedded Systems

Volumn 2011, Issue , 2011, Pages

  Ibrahim, Mostafa E A ^a   Rupp, Markus ^b   Fahmy, Hossam A H ^c  

^a BENHA UNIVERSITY   (Egypt)

^b VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^c CAIRO UNIVERSITY   (Egypt)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MISS; EMBEDDED SYSTEMS DESIGN; EMBEDDED SYSTEMS SOFTWARE; ESTIMATION ERRORS; FUNCTIONAL LEVELS; HIGH-LEVEL POWER ESTIMATION; PIPELINE STALL; POWER CONSUMPTION; POWER CONSUMPTION MODEL; POWER MODEL; REAL APPLICATIONS; SIGNAL AND IMAGE PROCESSING; SOFTWARE ALGORITHMS; TEXAS INSTRUMENTS; VIDEO PROCESSING; VLIW PROCESSOR;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ESTIMATION; IMAGE PROCESSING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 78249255248     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2011/480805     Document Type: Article

References (43)

1. Bleakley C. J., Casas-Sanchez M., Rizo-Morente J., Software level power consumption models and power saving techniques for embedded DSP processors Journal of Low Power Electronics 2006 2 2 281 290
2. Brandolese C., A codesign approach to software power estimation for embedded systems, Ph.D. disseration 2000 Politecnico di Milano, Institute of Electronics and Information
3. Huang C. X., Zhang B., Deng A., Swirski B., Design and implementation of PowerMill Proceedings of the International Symposium on Low Power Design (ISLPED '95) April 1995 New York, NY, USA ACM 105 109
4. Najm F. N., Survey of power estimation techniques in VLSI circuits IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1994 2 4 446 455
5. Gupta S., Najm F. N., Power macromodeling for high level power estimation Proceedings of the 34th Design Automation Conference (DAC '97) June 1997 New York, NY, USA ACM 365 370
6. Chou T., Roy K., Accurate power estimation of CMOS sequential circuits IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1996 4 3 369 380
7. Marculescu D., Marculescu R., Pedram M., Information theoretic measures of energy consumption at register transfer level Proceedings of the International Symposium on Low Power Design (ISLPED '95) 1995 New York, NY, USA ACM 81 86
8. Rabaey J. N., Pedram M., Low Power Design Methodologies 1996 336 The Springer International Series in Engineering and Computer Science
9. Powell S., Chau E. M., Estimating power dissipation of VLSI signal processing chips: the PFA technique VLSI Signal Processing IV 1990 250 259
10. Kumar N., Katkoori S., Rader L., Vemuri R., Profile-driven behavioral synthesis for low-power VLSI systems IEEE Design and Test of Computers 1995 12 3 70 84
11. Liu D., Svensson C., Power consumption estimation in CMOS VLSI chips IEEE Journal of Solid-State Circuits 1994 29 6 663 670
12. Landman P. E., Rabaey J. M., Activity-sensitive architectural power analysis for the control path Proceedings of the International Symposium on Low Power Design (ISLPED '95) April 1995 New York, NY, USA ACM 93 98
13. Mehta H., Owens R. M., Irwin M. J., Energy characterization based on clustering Proceedings of the 33rd Annual Design Automation Conference (DAC '96) June 1996 New York, NY, USA ACM 702 707
14. Wu Q., Qiu Q., Pedram M., Ding C.-S., Cycle-accurate macro-models for RT-level power analysis IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1998 6 4 520 528
15. Benini L., Bogliolo A., Favalli M., De Micheli G., Regression models for behavioral power estimation Integrated Computer-Aided Engineering 1998 5 2 95 106
16. Ye W., Vijaykrishnan N., Kandemir M., Irwin M. J., The design and use of simplepower: a cycle-accurate energy estimation tool Proceedings of the 37th conference on Design Automation (DAC '00) June 2000 New York, NY, USA ACM 340 345
17. Gurumurthi S., Sivasubramaniam A., Irwin M. J., Using complete machine simulation for software power estimation: the softWatt approach Proceedings of the 8th International Symposium on High-Performance Computer Architecture (HPCA '02) February 2002 Washington, DC, USA IEEE Computer Society 141 151
18. Brooks D., Tiwari V., Martonosi M., Wattch: a framework for architectural-level power analysis and optimizations SIGARCH Computer Architecture News 2000 28 2 83 94
19. Kamble M. B., Ghose K., Analytical energy dissipation models for low power caches Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '97) August 1997 New York, NY, USA ACM 143 148
20. Burger D., Austin T. M., The simplescalar tool set, version 2.0 SIGARCH Computer Architecture News 1997 25 3 13 25
21. Pedram M., Power Aware Design Methodologies 2002 Kluwer Academic Publishers Norwell, Mass, USA edited by J. M. Rabaey
22. Tiwari V., Malik S., Wolfe A., Power analysis of embedded software: a first step towards software power minimization IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1994 2 4 437 445
23. Nikolaidis S., Kavvadias N., Neofotistos P., Kosmatopoulos K., Laopoulos T., Bisdounis L., Instrumentation set-up for instruction level power modeling Proceedings of the 12th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS '02) 2002 London, UK Springer 71 80
24. Nikolaidis S., Kavvadias N., Laopoulos T., Bisdounis L., Blionas S., Instruction level energy modeling for pipelined processors Journal of Embedded Computing 2005 1 3 317 324
25. Klass B., Thomas D. E., Schmit H., Nagle D. F., Modeling inter-instruction energy effects in a digital signal processor Proceedings of the Power Driven Microarchitecture Workshop in Conjunction with International Syymposism Computer Architecture June 1998
26. Sama A., Theeuwen J. F. M., Balakrishnan M., Speeding up power estimation of embedded software Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED '00) 2000 New York, NY, USA ACM 191 196
27. Russell J. T., Jacome M. F., Software power estimation and optimization for high performance, 32-bit embedded processors Proceedings of the IEEE International Conference on Computer Design (ICCD '98) October 1998 Washington, DC, USA IEEE Computer Society 328 333
28. Mehta H., Owens R. M., Irwin M. J., Instruction level power profiling Proceedings of the International Conference of Acoustics, Speech, and Signal Processing (ICASSP '96) 1996 Washington, DC, USA IEEE Computer Society 3326 3329
29. Steven V., Gentile R., Kaeli D. R., Olivadoti G., Developing energy-aware strategies for the blackfin processor Proceedings of the High Performance Embedded Computing (HPEC '04) Septemper 2004
30. Sami M., Sciuto D., Silvano C., Zaccaria V., An instruction-level energy model for embedded VLIW architectures IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 2002 21 9 998 1010
31. Balakrishnan M., Low Power Design. Lectures, 2008, http://embedded.cse. iitd.ernet.in/homepage/course/lowpower/index.shtml
32. Laurent J., Senn E., Julien N., Martin E., High level energy estimation for DSP systems Proceedings International Workshop on Power And Timing Modeling and Optimization and Simulation (PATMOS '01) September 2001 311 316
33. Senn E., Julien N., Laurent J., Martin E., Power consumption estimation of a C program for data-intensive applications Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation (PATMOS'02) 2002 London, UK Springer 332 341
34. Senn E., Laurent J., Julien N., Martin E., SoftExplorer: estimating and optimizing the power and energy consumption of a C program for DSP applications EURASIP Journal on Applied Signal Processing 2005 2005 16 2641 2654
35. SoftExplorer: Processors Power Estimation Tool. http://portal.acm.org/ citation.cfm?id=1287311
36. Schneider M., Blume H., Noll T. G., Power estimation on functional level for programmable processors Journal of Advances in Radio Science 2005 2 215 219
37. Texas Instruments Inc., TMS320C6416T, Fixed Point Digital Signal Processor, Datasheet. SPRS226J, November 2003, http://www.ti.com
38. Agilent Technologies Inc., Agilent 34410A Digital Multimeter, Datasheet. 5989-3738EN, October 2007, http://www.home.agilent.com/agilent/product.jspx?pn= 34410A
39. Draper N. R., Smith H., Applied Regression Analysis 1981 2nd New York, NY, USA John Wiley Sons Wiley Series in Probability and Mathematical Statistics
40. Texas Instruments Inc., TMS320C6416T, Technical Overview. SPRU395B, January 2001, http://www.ti.com
41. Ibrahim M. E. A., Rupp M., Fahmy H. A. H., Power estimation methodology for VLIW digital signal Processor Proceedings of the Conference on Signals, Systems and Computers (SSC '08) October 2008 Asilomar, Calif, USA IEEE Computer Society 1840 1844
42. Ibrahim M. E. A., Rupp M., Habib S. E.-D., Compiler-based optimizations impact on embedded software power consumption Proceedings of the IEEE Joint North-East Workshop on Circuits and Systems and TAISA Conference (NEWCAS-TAISA '09) June 2009 Toulouse, France IEEE 247 250
43. Ibrahim M. E. A., Rupp M., Habib S. E.-D., Performance and power consumption trade-offs for a VLIW DSP Proceedings of the IEEE International Symposium on Signals, Circuits and systems (ISSCS '09) July 2009 Iasi, Romania IEEE 179 200