Power aware external bus arbitration for system-on-a-chip embedded systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4050 LNCS, Issue , 2007, Pages 116-135

  Ning, Ke ^a,b   Kaeli, David ^a  

^a NORTHEASTERN UNIVERSITY   (United States)

^b ANALOG DEVICES INC   (United States)

Author keywords

Bus arbitration; Embedded systems; External memory; Media processor; Power aware

Indexed keywords

BUS ARBITRATION; EXTERNAL MEMORY; MEDIA PROCESSOR;

ELECTRIC POWER UTILIZATION; INTERCONNECTION NETWORKS; MULTIMEDIA SERVICES; PROGRAM PROCESSORS;

EMBEDDED SYSTEMS;

EID: 38549143834     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-71528-3_8     Document Type: Conference Paper

References (20)

1. Lahiri, K., Raghunathan, A., Lakshminarayana, G.: LOTTERYBUS: A new high-performance communication architecture for system-on-chip designs. In: Design Automation Conference. (2001) 15-20
2. Arteris: Arteris Network on Chip technologies (2005) http://www.arteris. net/.
3. STMicroelectronics: STNoC (ST Network on Chip) technologies (2005) http://www.st.com/.
4. Benini, L., De Micheli, G., Macii, E., Sciuto, D., Silvano, C.: Address bus encoding techniques for system-level power optimization. In: Proceedings of the Conference on Design, Automation and Test in Europe, IEEE Computer Society (1998) 861-867
5. Panda, P.R., Dutt, N.D.: Reducing address bus transitions for low power memory mapping. In: Proceedings of the 1996 European Conference on Design and Test, IEEE Computer Society (1996) 63
6. Analog Devices Inc. Norwood, MA: Engineer-to-Engineer Note EE-229: Estimating Power for ADSP-BF533 Blackfin Processors (Rev 1.0). (2004)
7. Givargis, T.D., Vahid, F., Henkel, J.: Fast cache and bus power estimation for parameterized system-on-a-chip design. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE), ACM Press (2000) 333-339
8. Sotiriadis, P., Chandrakasan, A.: Low-power bus coding techniques considering inter-wire capacitances. In: Proceedings of IEEE Conference on Custom Integrated Circuits (CICC'00). (2000) 507-510
9. Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: a first step towards software power minimization. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2 (1994) 437-445
10. Li, Y., Henkel, J.: A framework for estimating and minimizing energy dissipation of embedded hw/sw systems. (2002) 259-264
11. Lv, T., Henkel, J., Lekatsas, H., Wolf, W.: A dictionary-based en/decoding scheme for low-power data buses. IEEE Trans. Very Large Scale Integr. Syst. 11 (2003) 943-951
12. Stan, M., Burleson, W.: Bus-invert coding for low-power I/O. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (1995) 49-58
13. Ning, K., Kaeli, D.: Bus power estimation and power-efficient bus arbitration for system-on-a-chip embedded systems. In: Workshop on Powre-Aware Computer Systems PACS'04, 37th Annual IEEE/ACM International Symposium on Microachitecture (2004)
14. Analog Devices Inc. Norwood, MA: ADSP-BF533 Blackfin Processor Hardware Reference (Rev 2.0). (2004)
15. Texas Instruments Inc. Dallas, Texas: OMAP5912 Multimedia Processor Device Overview and Architecture Reference Guide (Rev. A). (2004)
16. Sigma Designs, Inc. Milpitas, CA: EM8400: MPEG-2 Decoder for Set-top, DVD and Streaming Applications (Rev 01.09.03). (2003)
17. Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P., Owens, J.D.: Memory access scheduling. In: ISCA '00: Proceedings of the 27th Annual International Symposium on Computer Architecture, New York, NY, USA, ACM Press (2000) 128-138
18. Lyuh, C.G., Kim, T.: Memory access scheduling and binding considering energy minimization in multi-bank memory systems. In: DAC '04: Proceedings of the 41st Annual Conference on Design Automation, New York, NY, USA, ACM Press (2004) 81-86
19. Rubin, F.: A search procedure for hamilton paths and circuits. J. ACM 21 (1974) 576-580
20. VanderSanden, S., Gentile, R., Kaeli, D., Olivadoti, G.: Developing energy-aware strategies for the blackfin processor. In: Proceedings of Annual Workshop on High Performance Embedded Computing, MIT Lincoln Laboratory (2004)