Mismatch characterization and calibration for accurate and automated analog design

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 60, Issue 3, 2013, Pages 548-556

  Shapero, Samuel ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Circuit tuning; compensation; current mode circuits; linear network synthesis; programmable circuits

Indexed keywords

ANALOG COMPUTERS; AUTOMATION; CALIBRATION; COMPENSATION (PERSONNEL); INTEGRATED CIRCUIT DESIGN; LINEAR NETWORK SYNTHESIS; LOW POWER ELECTRONICS; SIGNAL PROCESSING;

CIRCUIT TUNING; COMPUTATIONAL ANALOG BLOCKS; CURRENT-MODE CIRCUIT; FIELD PROGRAMMABLE ANALOG ARRAYS; FLOATING-GATE PROGRAMMING; MISMATCH CHARACTERIZATION; PROGRAMMABLE CIRCUITS; TEMPERATURE DEPENDENT BEHAVIOR;

LINEAR NETWORKS;

EID: 84874664517     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2012.2215741     Document Type: Review

References (21)

1. R. Sarpeshkar, "Analog vs. digital: Extrapolating from electronics to neurobiology," Neural Comput., vol. 10, no. 7, pp. 1601-1638, 1998. (Pubitemid 128463675)
2. C. Mead, "Neuromorphic electronic systems," Proc. IEEE, vol. 78, no. 10, pp. 1629-1636, Oct. 1990.
3. P. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, 2005. (Pubitemid 40819363)
4. A. Andreou, K. Boahen, P. Pouliquen, A. Pavasovic, R. Jenkins, and K. Strohbehn, "Current-mode subthreshold MOS circuits for analog VLSI neural systems," IEEE Trans. Neural Netw., vol. 2, no. 2, pp. 205-213, Mar. 1991.
5. A. Basu, S. Brink, C. Schlottmann, S. Ramakrishnan, C. Petre, S. Koziol, F. Baskaya, C. Twigg, and P. Hasler, "A floating-gate-based field-programmable analog array," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1781-1794, 2010.
6. S. Suh, A. Basu, C. Schlottmann, P. Hasler, and J. Barry, "Low-power discrete fourier transform for OFDM: A programmable analog approach," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 2, pp. 290-298, Feb. 2011.
7. D. W. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, "Indirect programming of floating-gate transistors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 951-963, May 2007. (Pubitemid 46778098)
8. C. Schlottmann, C. Petre, and P. Hasler, "A high-level simulink-based tool for FPAA configuration," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 10-18, Jan. 2012.
9. F. Baskaya, S. Reddy, S. K. Lim, and D. Anderson, "Placement for large-scale floating-gate field-programable analog arrays," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 8, pp. 906-910, 2006. (Pubitemid 44249920)
10. A. Basu and P. E. Hasler, "A fully integrated architecture for fast and accurate programming of floating gates over six decades of current," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 6, pp. 953-962, Jun. 2011.
11. S. Koziol, C. Schlottmann, A. Basu, S. Brink, C. Petre, B. Degnan, S. Ramakrishnan, P. Hasler, and A. Balavoine, "Hardware and software infrastructure for a family of floating-gate based FPAAs," in IEEE Int. Symp. Circuits Syst., May 2010, pp. 2794-2797.
12. C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol. 8, pp. 83-114, 1995.
13. C. Duffy and P. Hasler, "Scaling pFET hot-electron injection," in Proc. 10th Int. Workshop Comput. Electron. 2004 (IWCE-10 2004) Abstracts, pp. 149-150. (Pubitemid 40955216)
14. C. Schlottmann, C. Petre, and P. Hasler, "Vector matrix multiplier on field programmable analog array," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), Mar. 2010, pp. 1522-1525.
15. F. Baskaya, D. Anderson, and S. K. Lim, "Net-sensitivity-based optimization of large-scale field-programmable analog array (FPAA) placement and routing," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 7, pp. 565-569, Jul. 2009.
16. A. Aslam-Siddiqi, W. Brockherde, and B. Hosticka, "A 16 times;16 nonvolatile programmable analog vector-matrix multiplier," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1502-1509, Oct. 1998. (Pubitemid 128588602)
17. R. Genov and G. Cauwenberghs, "Charge-mode parallel architecture for vector-matrix multiplication," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 10, pp. 930-936, Oct. 2001. (Pubitemid 34125104)
18. J. Maunu, M. Pankaala, J. Marku, J. Poikonen, M. Laiho, and A. Paasio, "Current source calibration by combination selection of minimum sized devices," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2006, pp. 4-552.
19. C. Rozell, D. Johnson, R. Baraniuk, and B. Olshausen, "Sparse coding via thresholding and local competition in neural circuits," Neural Comput., vol. 20, no. 10, pp. 2526-2563, Oct. 2008.
20. B. Gestner, J. Tanner, and D. Anderson, "Glass break detector analog front-end using novel classifier circuit," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2007, pp. 3586-3589. (Pubitemid 47449326)
21. M. Baker, T.-T. Lu, C. Salthouse, J.-J. Sit, S. Zhak, and R. Sarpeshkar, "A 16-channel analog VLSI processor for bionic ears and speech-recognition front ends," in Proc. IEEE Custom Integr. Circuits Conf. 2003, pp. 521-526.