Low-power discrete fourier transform for OFDM: A programmable analog approach

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 58, Issue 2, 2011, Pages 290-298

  Suh, Sangwook ^a   Basu, Arindam ^b   Schlottmann, Craig ^a   Hasler, Paul E ^a   Barry, John R ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Discrete Fourier transform (DFT); fast Fourier transform (FFT); field programmable analog array (FPAA); floating gate transistor; intersymbol interference (ISI); least mean square (LMS); minimum mean square error (MMSE); orthogonal frequency division multiplexing (OFDM); vectormatrix multiplier (VMM)

Indexed keywords

DISCRETE FOURIER TRANSFORMS; ELECTRIC POWER UTILIZATION; ERRORS; FAST FOURIER TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FREQUENCY MULTIPLYING CIRCUITS; INTERSYMBOL INTERFERENCE; MEAN SQUARE ERROR; SIGNAL RECEIVERS;

FIELD PROGRAMMABLE ANALOG ARRAYS; FLOATING GATE TRANSISTORS; LEAST MEAN SQUARE (LMS); MINIMUM MEAN SQUARE ERRORS (MMSE); VECTOR-MATRIX MULTIPLIERS;

ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

EID: 79551547067     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2010.2071950     Document Type: Article

References (27)

1. R. Chawla, A. Bandyopadhyay, V. Srinivasan, and P. Hasler, "A 531 nW/MHz, 128 × 32 current-mode programmable analog vector-matrix multiplier with over 2 decades of linearity," in Proc. IEEE Custom Integr. Circuits Conf., Oct. 2004, pp. 651-654.
2. T. S. Hall, C. M. Twigg, J. D. Gray, P. Hasler, and D. V. Anderson, "Large-scale field-programmable analog arrays for analog signal processing," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2298-2307, Nov. 2005.
3. E. K. F. Lee and P. G. Gulak, "A CMOS field-programmable analog array," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1860-1867, Dec. 1991.
4. H. Kutuk and S.-M. Kang, "A field-programmable analog array (FPAA) using switched-capacitor techniques," in Proc. IEEE Int. Symp. Circuits Syst., May 1996, pp. 41-44.
5. E. K. F. Lee and W. L. Hui, "A novel switched-capacitor based field-programmable analog array architecture," Analog Integr. Circuits Signal Process., vol. 17, no. 1/2, pp. 35-50, Sep. 1998.
6. E. K. F. Lee and P. G. Gulak, "A transconductor-based field-programmable analog array," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1995, pp. 198-199.
7. B. Pankiewicz, M. Wojcikowski, S. Szczepanski, and Y. Sun, "A field programmable analog array for CMOS continuous-time OTA-C filter applications," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 125-136, Feb. 2002.
8. A. Basu, C. M. Twigg, S. Brink, P. Hasler, C. Petre, S. Ramakrishnan, S. Koziol, and C. Schlottmann, "RASP 2.8: A new generation of floating-gate based field programmable analog array," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2008, pp. 213-216.
9. J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, and Y. Manoli, "A field-programmable analog array of 55 digitally tunable OTAs in a hexagonal lattice," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2759-2768, Dec. 2008.
10. F. Henrici, J. Becker, S. Trendelenburg, D. DeDorigo, M. Ortmanns, and Y. Manoli, "A field programmable analog array using floating gates for high resolution tuning," in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 265-268.
11. A. Stoica, D. Keymeulen, M. Mojarradi, R. Zebulum, and T. Daud, "Progress in the development of field programmable analog arrays for space applications," in Proc. IEEE Aerosp. Conf., Mar. 2008, pp. 1-9.
12. D. Keymeulen, A. Stoica, R. Zebulum, S. Katkoori, P. Fernando, H. Sankaran, M. Mojarradi, and T. Daud, "Self-reconfigurable analog array integrated circuit architecture for space applications," in Proc. NASA/ESA Conf. Adapt. Hardw. Syst., Jun. 2008, pp. 83-90.
13. M. Lehne and S. Raman, "An analog/mixed-signal FFT processor for wideband OFDM systems," in Proc. IEEE Sarnoff Symp., Mar. 2006, pp. 1-4.
14. M. Lehne and S. Raman, "A prototype analog/mixed-signal fast Fourier transform processor IC for OFDM receivers," in Proc. IEEE Radio Wireless Symp., Jan. 2008, pp. 803-806.
15. N. Sadeghi, V. C. Gaudet, and C. Schlegel, "Analog DFT processors for OFDM receivers: Circuit mismatch and system performance analysis," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 2123-2131, Sep. 2009.
16. E. Afshari, H. S. Bhat, and A. Hajimiri, "Ultrafast analog Fourier transform using 2-D LC lattice," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 8, pp. 2332-2343, Sep. 2008.
17. "AN231E04 Datasheet Rev. 1.0, Dynamically Reconfigurable dpASP," Anadigm, Oak Park, CA, 2007.
18. "ispPAC81 Datasheet, In-System Programmable Analog Circuit," Lattice Semicond., Hillsboro, OR, 2001.
19. B. Le, T. W. Rondeau, J. H. Reed, and C. W. Bostian, "Analog-to- digital converters," IEEE Signal Process. Mag., vol. 22, no. 6, pp. 69-77, Nov. 2005.
20. M. Kucic, A. Low, P. Hasler, and J. Neff, "A programmable continuous- time floating-gate Fourier processor," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 1, pp. 90-99, Jan. 2001.
21. C. Petre, C. Schlottmann, and P. Hasler, "Automated conversion of Simulink designs to analog hardware on an FPAA," in Proc. IEEE Int. Symp. Circuits Syst., May 2008, pp. 500-503.
22. C. Schlottmann, C. Petre, and P. Hasler, "Vector matrix multiplier on field programmable analog array," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process., Mar. 2010, pp. 1522-1525.
23. F. Baskaya, S. Reddy, S. K. Lim, and D. V. Anderson, "Placement for large-scale floating-gate field-programable analog arrays," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 8, pp. 906-910, Aug. 2006.
24. A. Basu and P. E. Hasler, "A fully integrated architecture for fast and accurate programming of floating gates over six decades of current," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2010, to be published.
25. D. W. Graham, E. Farquhar, B. Degnan, C. Gordon, and P. Hasler, "Indirect programming of floating-gate transistors," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 5, pp. 951-963, May 2007.
26. S. Haykin, Adaptive Filter Theory. Englewood Cliffs, NJ: Prentice- Hall, 2001, pp. 203-207, 231-238.
27. J. Proakis, Digital Communications. New York: McGraw-Hill, 2000, pp. 276-280.