Net-sensitivity-based optimization of large-scale field-programmable analog array (FPAA) placement and routing

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 56, Issue 7, 2009, Pages 565-569

  Baskaya, Faik ^a   Anderson, David V ^a   Lim, Sung Kyu ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Analog; CAD; FPAA; Reconfigurable

Indexed keywords

ANALOG CIRCUITS; COMPUTER AIDED DESIGN; DIGITAL DEVICES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

ANALOG; COMPUTER AIDED DESIGN TOOLS; FPAA; INTEGRATED SIMULATION ENVIRONMENTS; LARGE-SCALE FIELD PROGRAMMABLE ANALOG ARRAY; RECONFIGURABLE; RECONFIGURABLE TECHNOLOGIES; SENSITIVITY-BASED OPTIMIZATIONS;

SPICE;

EID: 68249143297     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2009.2023351     Document Type: Article

References (12)

1. T. Hall, C. Twigg, P. Hasler, and D. Anderson, "Developing large-scale field-programmable analog arrays," in Proc. 18th Int. Parallel Distrib. Process. Symp., 2004, p. 142.
2. H. Wang and S. Vrudhula, "Behavioral synthesis of field programmable analog array circuits," ACM Trans. Design Autom. Electron. Syst. (TODAES), vol. 7, no. 4, pp. 563-604, Oct. 2002.
3. S. Ganesan and R. Vemuri, "Behavioral partitioning in the synthesis of mixed analog-digital systems," in Proc. Des. Autom. Conf., 2001, pp. 133-138.
4. D. D'Mello and P. Gulak, "Design approaches to fieldprogrammable analog integrated circuits," Field-Program. Analog Arrays, vol. 17, pp. 7-34, 1998.
5. F. Baskaya, S. Reddy, S. Lim, and D. Anderson, "Placement for large-scale floating-gate field-programmable analog arrays," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 8, pp. 906-910, Aug. 2006.
6. P. Allen and D. Holberg, CMOS Analog Circuit Design. London, U.K.: Oxford Univ. Press, 2002.
7. P. Hasler, C. Diorio, B. Minch, and C. Mead, "Single transistor learning synapses," in Adv. Neural Inf. Process. Syst., 1995, pp. 817-826.
8. J. Gray, C. Twigg, D. Abramson, and P. Hasler, "Characteristics and programming of floating-gate pFET switches in an FPAA crossbar network," in Proc. IEEE ISCAS, 2005, pp. 468-471.
9. F. Baskaya, B. Gestner, C. Twigg, S. Lim, D. Anderson, and P. Hasler, "Rapid prototyping of large-scale analog circuits with field programmable analog array," in Proc. 15th Annu. IEEE Symp. FCCM, 2007, pp. 319-320.
10. S. Kirkpatrick, C. Gelatt, and M. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
11. T. Laxminidhi and S. Pavan, "Design centering high-frequency integrated continuous-time filters," in Proc. IEEE ISCAS, 2007, pp. 1939-1942.
12. M. Smith, WinSpice. [Online]. Available: http://www.winspice.co.uk/