Vector matrix multiplier on field programmable analog array

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2010, Pages 1522-1525

  Schlottmann, Craig ^a   Petre, Csaba ^a   Hasler, Paul ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Analog multiplier; Floating gate; FPAA

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); SIGNAL PROCESSING;

ANALOGUE MULTIPLIER; DENSE MATRIX; FIELD PROGRAMMABLE ANALOG ARRAY; FLOATING GATES; MATRIX OPERATIONS; MULTIPLIER DESIGN; SIMULINK; SWITCH FABRIC; SYNTHESISED; VECTOR-MATRIX MULTIPLIERS;

SIMULINK;

EID: 78049414565     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2010.5495508     Document Type: Conference Paper

References (8)

1. A. Basu, C.M. Twigg, S. Brink, P. Hasler, C. Petre, S. Ramakrishnan, S. Koziol, and C. Schlottmann, "Rasp 2.8: A new generation of floatinggate based field programmable analog array," in IEEE Custom Integrated Circuits Conference, Sept. 2008, pp. 213-216.
2. R. Chawla, A. Bandyopadhyay, V. Srinivasan, and P. Hasler, "A 531 nw/mhz, 128x32 current-mode programmable analog vector-matrix multiplier with over two decades of linearity," in IEEE Custom Integrated Circuits Conference, Oct. 2004, pp. 651-654.
3. A. Bandyopadhyay, Jungwon Lee, R.W. Robucci, and P Hasler, "Matia: a programmable 80 uw/frame cmos block matrix transform imager architecture," IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 663-672, 2006.
4. S. Chakrabartty and G Cauwenberghs, "Sub-microwatt analog vlsi trainable pattern classifier," IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp. 1169-1179, May 2007.
5. C.M. Twigg, J.D. Gray, and P.E. Hasler, "Programmable floating gate fpaa switches are not dead weight," in IEEE International Symposium on Circuits and Systems, May 2007, pp. 169-172.
6. C. Petre, C. Schlottmann, and P. Hasler, "Automated conversion of simulink designs to analog hardware on an fpaa," in IEEE International Symposium on Circuits and Systems, May 2008, pp. 500-503.
7. F. Baskaya, S. Reddy, Sung Kyu Lim, and D.V. Anderson, "Placement for large-scale floating-gate field-programable analog arrays," in IEEE Transactions on VLSI Systems, Aug. 2006, vol. 14, pp. 906-910.
8. A. Basu and P. Hasler, "A fully integrated architecture for fast programming of floating gates," in IEEE International Symposium on Circuits and Systems, May 2007, pp. 957-960.