Energy-aware communication and remapping of tasks for reliable multimedia multiprocessor systems

Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS

Volumn , Issue , 2012, Pages 564-571

  Das, Anup ^a   Kumar, Akash ^a   Veeravalli, Bharadwaj ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Communication energy; Fault tolerance; Linear programming; Synchronous data flow graph; Task mapping

Indexed keywords

AGGRESSIVE VOLTAGE SCALING; COMMUNICATION ENERGY; COMPILE TIME; EMBEDDED MULTIPROCESSORS; ENERGY AWARE COMMUNICATION; FAULT-TOLERANT; INTEGER LINEAR PROGRAMMING; MULTI PROCESSOR SYSTEMS; MULTIMEDIA APPLICATIONS; OPERATING FREQUENCY; REMAPPING; RUNTIMES; SYNCHRONOUS DATA FLOW GRAPHS; SYNTHETIC APPLICATION; TASK MAPPING; TRANSISTOR GEOMETRIES;

COMMUNICATION; COST REDUCTION; DATA FLOW ANALYSIS; ENERGY EFFICIENCY; GRAPHIC METHODS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; MULTIPROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS);

FAULT TOLERANCE;

EID: 84874079183     PISSN: 15219097     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPADS.2012.82     Document Type: Conference Paper

References (20)

1. W. Wolf, "Multimedia applications of multiprocessor systemson-chips," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2005.
2. C. Constantinescu, "Trends and challenges in VLSI circuit reliability," Micro, 2003.
3. Y. Xie et al., "Reliability-aware co-synthesis for embedded systems," Journal of VLSI Signal Processing, 2007.
4. L. Huang et al., "Lifetime reliability-aware task allocation and scheduling for MPSoC platforms," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2009.
5. V. Izosimov et al., "Design optimization of time-and costconstrained fault-tolerant distributed embedded systems," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2005.
6. O. Derin et al., "Online task remapping strategies for faulttolerant Network-on-Chip multiprocessors," in IEEE/ACM Symposium on Networks on Chip (NoCS), 2011.
7. Y. Zhang et al., "Workload-balancing schedule with adaptive architecture of MPSoCs for fault tolerance," in IEEE Conference on Biomedical Engineering and Informatics, 2010.
8. J. Huang et al., "Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems," in IEEE/ACM/IFIP Conference on Hardware/Software Codesign and System Synthesis (ISSS+CODES), 2011.
9. C. Lee et al., "A task remapping technique for reliable multi-core embedded systems," in IEEE/ACM/IFIP Conference on Hardware/Software Codesign and System Synthesis (ISSS+CODES), 2010.
10. N. Jha, "Low power system scheduling and synthesis," in IEEE/ACM International Conference on Computer Aided Design (ICCAD), 2001.
11. J. Hu et al., "Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2004.
12. L. Goh et al., "Design of fast and efficient energy-aware gradient-based scheduling algorithms heterogeneous embedded multiprocessor systems," IEEE Transactions on Parallel and Distributed Systems (TPDS), 2009.
13. T. Wei et al., "Reliability-Driven Energy-Efficient Task Scheduling for Multiprocessor Real-Time Systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2011.
14. L. Huang et al., "Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2010.
15. E. Lee et al., "Synchronous data flow," Proceedings of the IEEE, 1987.
16. M. Pittau et al., "Impact of task migration on streaming multimedia for embedded multiprocessors: A quantitative evaluation," in IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia), 2007.
17. T. Ye et al., "Packetized on-chip interconnect communication analysis for MPSoC," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2003.
18. A. Ghamarian et al., "Throughput analysis of synchronous data flow graphs," in IEEE Conference on Application of Concurrency to System Design (ACSD), 2006.
19. 3: SDF For Free," in IEEE Conference on Application of Concurrency to System Design (ACSD), 2006. [Online]. Available: http://www.es.ele.tue.nl/sdf3.
20. A. K. Singh et al., "A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs," in ACM Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), 2011.