Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems

Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 9th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS'11

Volumn , Issue , 2011, Pages 247-256

  Huang, Jia ^a   Blech, Jan Olaf ^a   Raabe, Andreas ^a   Buckl, Christian ^a   Knoll, Alois ^b  

^a FORTISS GMBH   (Germany)

^b TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Design optimization; Embedded systems; Reliability

Indexed keywords

DESIGN OPTIMIZATION; FAULT-TOLERANT; MAPPING TECHNIQUES; MULTI OBJECTIVE EVOLUTIONARY ALGORITHMS; MULTIPROCESSOR EMBEDDED SYSTEM; PERMANENT FAULTS; PROCESS-MODELS; PROCESSING ELEMENTS; RE-EXECUTION; RELIABILITY AWARE DESIGN; SAFETY-RELATED SYSTEMS; SOFTWARE/HARDWARE; SYSTEM LEVELS; TASK-SCHEDULING; TRANSIENT FAULTS;

BINARY TREES; CODES (SYMBOLS); DESIGN; EVOLUTIONARY ALGORITHMS; FAULT TOLERANCE; FAULT TREE ANALYSIS; MULTIOBJECTIVE OPTIMIZATION; MULTIPROCESSING SYSTEMS; MULTITASKING; REDUNDANCY; RELIABILITY; RELIABILITY ANALYSIS; SCHEDULING ALGORITHMS; SYSTEMS ANALYSIS;

EMBEDDED SYSTEMS;

EID: 81355136047     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2039370.2039409     Document Type: Conference Paper

References (28)

1. Architectural Requirements. IEC61508-2, chapter 7.4.3.1.1, Tab.2 and 3.
2. S. Baruah, H. Li, and L. Stougie. Towards the design of certifiable mixed-criticality systems. In RTAS, 2010.
3. A. Birolini. Reliability engineering - theory and practice. Springer, Berlin, Heidelberg, 2004.
4. GENESYS Platform. http://www.genesys-platform.eu/.
5. M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt, and J. Teich. Symbolic Reliability Analysis and Optimization of ECU Networks. In DATE, 2008.
6. M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt, and J. Teich. Reliability-Aware System Synthesis. In DATE, 2007.
7. C.-C. Han, K. Shin, and J. Wu. A fault-tolerant scheduling algorithm for real-time periodic tasks with possible software faults. IEEE Trans. Comp., 2003.
8. J. Huang, J. O. Blech, A. Raabe, C. Buckl, and A. Knoll. Reliability-aware design optimization for multiprocessor embedded systems. In Euromicro Conference on Digital System Design (DSD), 2011.
9. R. K. Iyer, D. J. Rossetti, and M. C. Hsueh. Measurement and modeling of computer reliability as affected by system activity. ACM Trans. Comput. Syst., 4, 1986.
10. V. Izosimov, I. Polian, P. Pop, P. Eles, and Z. Peng. Analysis and optimization of fault-tolerant embedded systems with hardened processors. In DATE, 2009.
11. V. Izosimov, P. Pop, P. Eles, and Z. Peng. Design optimization of time-and cost-constrained fault-tolerant distributed embedded systems. In DATE, 2005.
12. N. Kandasamy, J. Hayes, and B. Murray. Transparent recovery from intermittent faults in time-triggered distributed systems. IEEE Trans. Computers, 2003.
13. C. Lee, H. Kim, H.-w. Park, S. Kim, H. Oh, and S. Ha. A task remapping technique for reliable multi-core embedded systems. In CODES+ISSS, 2010.
14. F. Liberato, R. Melhem, and D. Mosse. Tolerance to multiple transient faults for aperiodic tasks in hard real-time systems. IEEE Trans. on Computers, 2000.
15. M. Lukasiewycz, M. Glaß, C. Haubelt, and J. Teich. Sat-decoding in evolutionary algorithms for discrete constrained optimization problems. In CEC, 2007.
16. M. Lukasiewycz, M. Glaß, F. Reimann, and J. Teich. Opt4J - A Modular Framework for Meta-heuristic Optimization. In GECCO, Dublin, Ireland, 2011.
17. C. Pinello, L. P. Carloni, and A. L. Sangiovanni-Vincentelli. Fault-tolerant deployment of embedded software for cost-sensitive real-time feedback-control applications. In DATE, 2004.
18. P. Pop, V. Izosimov, P. Eles, and Z. Peng. Design optimization of time- and cost-constrained fault-tolerant embedded systems with checkpointing and replication. IEEE Transactions on VLSI, 2009.
19. F. Reimann, M. Glaß, M. Lukasiewycz, C. Haubelt, J. Keinert, and J. Teich. Symbolic Voter Placement for Dependability-Aware System Synthesis. In CODES+ISSS, 2008.
20. P. K. Saraswat, P. Pop, and J. Madsen. Task mapping and bandwidth reservation for mixed hard/soft fault-tolerant embedded systems. In RTAS, 2010.
21. J. Sosnowski. Transient fault tolerance in digital systems. IEEE Micro, February 1994.
22. L. Thiele, I. Bacivarov, W. Haid, and K. Huang. Mapping applications to tiled multiprocessor embedded systems. In ACSD, 2007.
23. Y. Xiang, T. Chantem, R. P. Dick, X. S. Hu, and L. Shang. System-level reliability modeling for mpsocs. In CODES+ISSS, 2010.
24. Y. Xie, L. Li, M. Kandemir, N. Vijaykrishnan, and M. Irwin. Reliability-aware co-synthesis for embedded systems. In ASAP, sep 2004.
25. C. Yang and A. Orailoglu. Predictable execution adaptivity through embedding dynamic reconfigurability into static mpsoc schedules. In CODES+ISSS, 2007.
26. Y. Zhang and K. Chakrabarty. A unified approach for fault tolerance and dynamic power management in fixed-priority real-time embedded systems. IEEE Trans. CAD of Integrated Circuits and Systems, 2006.
27. B. Zhao, H. Aydin, and D. Zhu. Enhanced reliability-aware power management through shared recovery technique. In ICCAD, 2009.
28. D. Zhu and H. Aydin. Reliability-aware energy management for periodic real-time tasks. IEEE Transactions on Computers, 99:1382{1397, 2009.