Design of fast and efficient energy-aware gradient-based scheduling algorithms heterogeneous embedded multiprocessor systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 20, Issue 1, 2009, Pages 1-12

  Goh, Lee Kee ^a   Veeravalli, Bharadwaj ^b   Viswanathan, Sivakumar ^a  

^a INSTITUTE FOR INFOCOMM RESEARCH   (Singapore)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

Embedded systems; Energy aware scheduling; Heterogeneous multiprocessor scheduling; Power management; Real time scheduling

Indexed keywords

ALGORITHMS; ELECTRIC LOAD FORECASTING; ELECTRIC POWER MEASUREMENT; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; ENERGY MANAGEMENT; FAULT TOLERANCE; HEURISTIC ALGORITHMS; INTEGRATED CIRCUITS; LINEAR PROGRAMMING; LINEARIZATION; MULTIPROCESSING SYSTEMS; OPTIMIZATION; QUALITY ASSURANCE; REAL TIME SYSTEMS; RELIABILITY; SCHEDULING; TELECOMMUNICATION NETWORKS; WIRELESS TELECOMMUNICATION SYSTEMS;

DYNAMIC VOLTAGE SCALING; EFFICIENT SCHEDULING; ENERGY CONSUMPTION; ENERGY GRADIENTS; ENERGY-AWARE SCHEDULING; HETEROGENEOUS MULTIPROCESSOR SCHEDULING; MULTI PROCESSOR SYSTEMS; POWER MANAGEMENT; REAL-TIME SCHEDULING; TASK GRAPHS; TASK MAPPING; VOLTAGE LEVELS; VOLTAGE SCALING;

SCHEDULING ALGORITHMS;

EID: 58649123307     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2008.55     Document Type: Article

References (25)

1. http://sourceforge.net/projects/lpsolve/, 2008.
2. http://cecs02.cecs.uci.edu/DVS/, 2008.
3. B. Gorjiara, N. Bagherzadeh, and P. Chou, "Ultra-Fast and Efficient Algorithm for Energy Optimization by Gradient-Based Stochastic Voltage and Task Scheduling," ACM Trans. Design Automation of Electronic Systems, vol. 12, Article 39, no. 4, Sept. 2007.
4. Y. Yu and V.K. Prasanna, "Energy-Balanced Task Allocation for Collaborative Processing in Wireless Sensor Networks," Mobile Networks and Applications, vol. 10, pp. 115-131, 2005.
5. A. Andrei, M.T. Schmitz, P. Eles, Z. Peng, and B.M. Al-Hashimi, "Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems," IEE Proc.- Computers and Digital Techniques, vol. 152, no. 1, pp. 28-38, Jan. 2005.
6. B. Gorjiara, N. Bagherzadeh, and P. Chou, "An Efficient Voltage Scaling Algorithm for Complex SoCs with Few Number of Voltage Modes," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '04), pp. 381-386, 2004.
7. B. Gorjiara, P. Chou, N. Bagherzadeh, M. Reshadi, and D. Jensen, "Fast and Efficient Voltage Scheduling by Evolutionary Slack Distribution," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC '04) pp. 659-662, Jan. 2004.
8. L.-F. Leung, C.-Y. Tsui, and W.-H. Ki, "Minimizing Energy Consumption of Multiple-Processors-Core Systems with Simultaneous Task Allocation, Scheduling and Voltage Assignment," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC '04), pp. 647-652, Jan. 2004.
9. D. Zhu, R.G. Melhem, and B.R. Childers, "Scheduling with Dynamic Voltage/Speed Adjustment Using Slack Reclamation in Multiprocessor Real-Time Systems," IEEE Trans. Parallel and Distributed Systems, vol. 14, no. 7, pp. 686-700, July 2003.
10. H. Aydin and Q. Yang, "Energy-Aware Partitioning for Multiprocessor Real-Time Systems," Proc. 17th Int'l Parallel and Distributed Processing Symp. (IPDPS '03), Apr. 2003.
11. R. Mishra, N. Rastogi, D. Zhu, D. Mossé, and R.G. Melhem, "Energy Aware Scheduling for Distributed Real-Time Systems," Proc. 17th Int'l Parallel and Distributed Processing Symp. (IPDPS' 03 , Apr. 2003.
12. Y. Yu and V.K. Prasanna, "Power-Aware Resource Allocation for Independent Tasks in Heterogeneous Real-Time Systems," Proc. Ninth Int'l Conf. Parallel and Distributed Systems (ICPADS '02), pp. 341-348, Dec. 2002.
13. D. Zhu, N. AbouGhazaleh, D. Mossé, and R.G. Melhem, "Power Aware Scheduling for AND/OR Graphs in Multi-Processor Real-Time Systems," Proc. 31st Int'l Conf. Parallel Processing (ICPP '02 , pp. 593-601, Aug. 2002.
14. Y. Zhang, X. Hu, and D.Z. Chen, "Task Scheduling and Voltage Selection for Energy Minimization," Proc. 39th Design Automation Conf. (DAC '02), pp. 183-188, June 2002.
15. M.T. Schmitz, B.M. Al-Hashimi, and P. Eles, "Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems," Proc. Design, Automation and Test in Europe Conf. and Exposition (DATE '02) pp. 514-521, Mar. 2002.
16. M.T. Schmitz and B.M. Al-Hashimi, "Considering Power Variations of DVS Processing Elements for Energy Minimisation in Distributed Systems," Proc. Int'l Symp. Systems Synthesis (ISSS '01), pp. 250-255, Oct. 2001.
17. N.K. Bhamba, S.S. Bhattacharyya, J. Teich, and E. Zitzler, "Hybrid Global/Local Search Strategies for Dynamic Voltage Scaling in Embedded Multiprocessors," Proc. Ninth Int'l Symp. Hardware/Software Codesign (CODES '01), pp. 243-248, Apr. 2001.
18. L.K. Goh, B. Veeravalli, and S. Viswanathan, "An Energy-Aware Gradient-Based Scheduling Heuristic for Heterogeneous Multiprocessor Embedded Systems," Proc. 14th IEEE Int'l Conf. High Performance Computing (HiPC '07), pp. 331-341, 2007.
19. F. Gruian and K. Kuchcinski, "LEneS: Task Scheduling for Low-Energy Systems Using Variable Supply Voltage Processors," Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC '01), pp. 449-455, Jan. 2001.
20. J. Luo and N.K. Jha, "Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Realtime Embedded Systems," Proc. Int'l Conf. Computer-Aided Design (ICCAD '00 , pp. 357-364, Nov. 2000.
21. S. Ali, H.J. Siegel, M. Maheswaran, D.A. Hensgen, and S. Ali, "Task Execution Time Modeling for Heterogeneous Computing Systems," Proc. Ninth Heterogeneous Computing Workshop (HCW '00), pp. 185-199, May 2000.
22. T. Ishihara and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," Proc. Int'l Symp. Low Power Electronics and Design (ISLPED '98), pp. 197-202, Aug. 1998.
23. R.P. Dick, D.L. Rhodes, and W. Wolf, "TGFF: Task Graphs for Free," Proc. Sixth Int'l Workshop Hardware/Software Codesign (Codes/CASHE '98) pp. 97-101, Mar. 1998.
24. A.P. Chandrakasan, S. Sheng, and R.W. Brodersen, "Low-Power CMOS Digital Design," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 473-484, Apr. 1992.
25. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman, 1979.