Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1584-1589

  Huang, Lin ^a   Xu, Qiang ^a,b  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^b SHENZHEN INSTITUTES OF ADVANCED TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY CONSUMPTION; ENERGY EFFICIENT; ENERGY MINIMIZATION; LIFETIME RELIABILITY; MULTI PROCESSOR SYSTEMS; MULTIMODE SYSTEM; MULTIMODES; NOVEL TECHNIQUES; OPTIMAL COMBINATION; SINGLE MODE; TASK ALLOCATION; TASK ALLOCATION AND SCHEDULING; TASK GRAPH; TECHNOLOGY SCALING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; EMBEDDED SYSTEMS; MULTIPROCESSING SYSTEMS; OPTIMIZATION;

RELIABILITY;

EID: 77953104730     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (23)

1. ARM. ARM11 PrimeXsys Platform. http://www.jp.arm.com/event/images/ forum2002/02-print-arm11-primexsys-platform-ian.pdf.
2. P. Bjorn-Jorgensen and J. Madsen. Critical Path Driven Cosynthesis for Heterogeneous Target Architectures. In Proc. CODES, pp. 15-19, 1997.
3. S. Borkar. Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation. In IEEE D&T, 25(6):10-16, Nov.-Dec. 2005.
4. A. Coskun, et al. Analysis and optimization of mpsoc reliability. Journal of Low Power Electronics, 15(2):159-172, February 2006.
5. R. P. Dick, D. L. Rhodes, and W. Wolf. TGFF: Task Graphs for Free. In Proc. CODES, pp. 97-101, 1998.
6. A. K. Goel. High-Speed VLSI Interconnections. IEEE Press, 2nd edition, 2007.
7. L. Huang, F. Yuan, and Q. Xu. Lifetime Reliability-Aware Task Allocation and Scheduling for MPSoC Platforms. In Proc. DATE, pp. 51-56, 2009.
8. W.-L. Hung, et al. Thermal-Aware Task Allocation and Scheduling for Embedded Systems. In Proc. DATE, pp. 898-899, 2005.
9. T. Ishihara and H. Yasuura. Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In Proc. ISLPED, pp. 197-202, 1998.
10. R. Jejurikar, C. Pereira, and R. Gupta. Leakage Aware Dynamic Voltage Scaling for Real-Time Embedded Systems. In Proc. DAC, pp. 275-280, 2004.
11. N. K. Jha. Low Power System Scheduling and Synthesis. In Proc. ICCAD, pages 259-263, 2001.
12. E. Karl, et al. Multi-Mechanism Reliability Modeling and Management in Dynamic Systems. IEEE Trans. on VLSI Systems, 16(4):476-487, April 2008.
13. V. Kianzad and S. S. Bhattacharyya. CHARMED: A Multi-objective Co-synthesis Framework for Multi-mode Embedded Systems. In Proc. ASAP, pp. 28-40, 2004.
14. Y.-K. Kwok and I. Ahmad. Static task scheduling and allocation algorithms for scalable parallel and distributed systems: Classification and performance comparison. In Y. C. Kwong, editor, Annual Review of Scalable Computing, pp. 107-227, 2000.
15. G. Liao, et al. A Comparative Study of Multiprocessor List Scheduling Heuristics. In Proc. Hawaii International Conference on System Sciences, pp. 68-77, 1994.
16. S. Martin, et al. Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads. In Proc. ICCAD, pp. 721-725, 2002.
17. NVIDIA Provides Second Quarter Fiscal 2009 Business Update. http://www.nvidia.com/object/io-1215037160521.html.
18. H. Oh and S. Ha. Hardware-Software Cosynthesis of Multi-Mode Multi-Task Embedded Systems with Real-Time Constraints. In Proc. CODES, pp. 133-138, 2002.
19. A. Sangiovanni-Vincentelli, et al. Benefits and Challenges for Platform-based Design. In Proc. DAC, pp. 409-414, 2004.
20. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles. Cosynthesis of Energy-Efficient Multimode Embedded Systems With Consideration of Mode-Execution Probabilities. IEEE Trans. on CAD, 24(2):153-169, February 2005.
21. J. Srinivasan, et al. The Case for Lifetime Reliability-Aware Microprocessors. In Proc. ISCA, pp. 276-287, 2004.
22. S. Zhang and K. S. Chatha. Approximation Algorithm for the Temperature-Aware Scheduling Problem. In Proc. ICCAD, pp. 281-288, 2007.
23. C. Zhu, et al. Reliable Multiprocessor System-on-Chip Synthesis. In Proc. CODES, pp. 239-244, 2007.