Minimizing power consumption of spatial division based networks-on-chip using multi-path and frequency reduction

Proceedings - 15th Euromicro Conference on Digital System Design, DSD 2012

Volumn , Issue , 2012, Pages 576-583

  Wang, Sheng Hao ^a   Das, Anup ^b   Kumar, Akash ^b   Corporaal, Henk ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

mixed integer linear programming; Network on Chip; power minimization; routing; Spatial division multiplexing

Indexed keywords

MIXED INTEGER LINEAR PROGRAMMING; NETWORK ON CHIP; POWER MINIMIZATION; ROUTING; SPATIAL DIVISION MULTIPLEXING;

BANDWIDTH; CONSTRAINT THEORY; MICROPROCESSOR CHIPS; SYSTEMS ANALYSIS; TIME DIVISION MULTIPLEXING; VLSI CIRCUITS;

SPACE DIVISION MULTIPLE ACCESS;

EID: 84872924245     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2012.85     Document Type: Conference Paper

References (20)

1. K. Lee, S. Lee, and H. Yoo, "Low-power network-on-chip for high-performance soc design," IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2006.
2. Y. Hu, Y. Zhu, H. Chen, R. Graham, and C. Cheng, "Communication latency aware low power noc synthesis," in ACM Design Automation Conference (DAC), 2006.
3. A. Leroy, D. Milojevic, D. Verkest, F. Robert, and F. Catthoor, "Concepts and implementation of spatial division multiplexing for guaranteed throughput in networks-on-chip," IEEE Transactions on Computers (TC), 2008.
4. IBM ILOG CPLEX SOLVER. [Online]. Available: http://www-01.ibm.com/ software/integration/optimization/cplex-optimizer/
5. AIMMS. [Online]. Available: http://www.aimms.com/aimms/
6. S. Murali and et al, "A multi-path routing strategy with guaranteed inorder packet delivery and fault-tolerance for networks on chip," in ACM Design Automation Conference (DAC), 2006.
7. Z. Yang, A. Kumar, and Y. Ha, "An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee," in IEEE International Conference on Field- Programmable Technology (FPT) on, 2010.
8. M. Fattah, A. Manian, A. Rahimi, and S. Mohammadi, "A high throughput low power fifo used for gals noc buffers," in IEEE Symposium on VLSI (ISVLSI), 2010.
9. C. Concatto, D. Matos, L. Carro, F. Kastensmidt, A. Susin, and M. Kreutz, "Noc power optimization using a reconfigurable router," in IEEE Symposium on VLSI (ISVLSI), 2009.
10. J. Lim, E. Hunt Siow, Y. Ha, and P. Meher, "Providing both guaranteed and best effort services using spatial division multiplexing noc with dynamic channel allocation and runtime reconfiguration," in IEEE Conference on Microelectronics (ICM), 2008.
11. M. Modarressi, H. Sarbazi-Azad, and M. Arjomand, "A hybrid packet-circuit switched on-chip network based on sdm," in IEEE Conference on Design, Automation and Test in Europe (DATE), 2009.
12. P. Zhang, L. Fang, D. Li, and W. Jiang, "A new scheme of space division multiplexing and its analysis," in IEEE Conference on Power Electronics and Intelligent Transportation System (PEITS), 2009.
13. G. Lee and et al, "Mapping multi-domain applications onto coarse-grained reconfigurable architectures," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2011.
14. A. Shickova, T. Marescaux, D. Verkest, F. Catthoor, S. Vernalde, and R. Lauwereins, "Architecture exploration of interconnection networks as a communication layer for reconfigurable systems," Annual Workshop on Circuits, Systems, and Signal Processing, 2003.
15. J. Balfour and W. J. Dally, "Design tradeoffs for tiled cmp on-chip networks," in ACM Conference on Supercomputing, 2006.
16. M. Kim, D. Kim, and G. Sobelman, "Network-on-chip link analysis under power and performance constraints," in IEEE Symposium on Circuits and Systems (ISCAS), 2006.
17. CPLEX features. [Online]. Available: http://www.aimms.com/features/ solvers/cplex
18. E. R. R. W. Cottle, J. Pang Stone, The linear complementarity problem.
19. Ptm. [Online]. Available: http://www.ptm.asu.edu
20. A. Kumar, B. Mesman, B. Theelen, H. Corporaal, and Y. Ha, "Analyzing composability of applications on mpsoc platforms," Journal of Systems Architecture, 2008.