Worst-case response time analysis of resource access models in multi-core systems

Proceedings - Design Automation Conference

Volumn , Issue , 2010, Pages 332-337

  Schranzhofer, Andreas ^a   Pellizzoni, Rodolfo ^b   Chen, Jian Jia ^a   Thiele, Lothar ^a   Caccamo, Marco ^b  

^a ETH ZURICH   (Switzerland)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Scheduling; Shared resources; TDMA

Indexed keywords

ACCESS MODELS; COMPLETION TIME; CORE SYSTEMS; CRITICAL RESOURCES; HYBRID-ACCESS; MULTI-CORE SYSTEMS; MULTI-PROCESSORS; READ SENSOR; REAL-TIME TASKS; RESOURCE ACCESS; RESPONSE TIME; SCHEDULABILITY; SEQUENTIAL MODEL; SHARED MEMORIES; SHARED RESOURCES; TDMA; THREE MODELS; TIME TRIGGERED; TIME-CRITICAL SYSTEMS; WORST CASE RESPONSE TIME;

COMPUTER AIDED DESIGN; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; RESPONSE TIME (COMPUTER SYSTEMS); SCHEDULING; TIME DIVISION MULTIPLE ACCESS;

TIME SHARING SYSTEMS;

EID: 77956222606     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1837274.1837359     Document Type: Conference Paper

References (8)

1. A. Andrei, P. Eles, Z. Peng, and J. Rosen. Predictable implementation of real-time applications on multiprocessor systems-on-chip. In VLSID, pages 103-110, 2008.
2. M. Negrean, S. Schliecker, and R. Ernst. Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In DATE '09., pages 524-529.
3. R. Pellizzoni, B. D. Bui, M. Caccamo, and L. Sha. Coscheduling of CPU and I/O transactions in COTS-based embedded systems. In RTSS, Dec 2008.
4. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele. Worst case delay analysis for memory interference in multicore systems. In DATE, 2010.
5. J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In RTSS, pages 49-60, 2007.
6. S. Schliecker, M. Negrean, G. Nicolescu, P. Paulin, and R. Ernst. Reliable performance analysis of a multicore multithreaded system-on-chip. In CODES/ISSS, pages 161-166, 2008.
7. A. Schranzhofer, J.-J. Chen, and L. Thiele. Timing analysis for tdma arbitration in resource sharing systems. In Proceedings of RTAS'10, 2010.
8. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-critical Embedded Systems. IEEE TCAD, 28(7):966-978, 2009.