MERCURY: A scalable and similarity-aware scheme in multi-level cache hierarchy

Proceedings of the 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS 2012

Volumn , Issue , 2012, Pages 371-378

  Hua, Yu ^a   Liu, Xue ^b   Feng, Dan ^a  

^a HUAZHONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

^b MCGILL UNIVERSITY   (Canada)

Author keywords

cache management; data similarity; Multi core processor; system scalability

Indexed keywords

CACHE MANAGEMENT; CACHE MANAGEMENT SCHEMES; CACHE UTILIZATION; DATA MIGRATION COST; DATA PLACEMENT; DATA SIMILARITY; HARDWARE SUPPORTS; L2 CACHE; LOCALITY SENSITIVE HASHING; LOW-COMPLEXITY; MAIN MEMORY; MULTI-CORE PROCESSOR; MULTI-LEVEL CACHE; MULTI-LEVEL CACHING; NON-TRIVIAL; SYSTEM SCALABILITY;

CACHE MEMORY; COMPUTER HARDWARE; COMPUTER SIMULATION; HARDWARE; MERCURY (METAL); MICROPROCESSOR CHIPS; TELECOMMUNICATION SYSTEMS;

INFORMATION MANAGEMENT;

EID: 84868261124     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MASCOTS.2012.49     Document Type: Conference Paper

References (24)

1. L. Soares, D. Tam, and M. Stumm, "Reducing the harmful effects of last-level cache polluters with an OS-level, softwareonly pollute buffer," Proc. MICRO, pp. 258-269, 2009.
2. S. Biswas, D. Franklin, A. Savage, R. Dixon, T. Sherwood, and F. Chong, "Multi-execution: multicore caching for datasimilar executions," Proc. ISCA, 2009.
3. M. Chaudhuri, "Pagenuca: Selected policies for page-grain locality management in large shared chip-multiprocessor caches," Proc. HPCA, pp. 227-238, 2009.
4. S. Srikantaiah, R. Das, A. K. Mishra, C. R. Das, and M. Kandemir, "A Case for Integrated Processor-Cache Partitioning in Chip Multiprocessors," Proc. SC, 2009.
5. X. Ding, K. Wang, and X. Zhang, "SRM-Buffer: An OS Buffer Management Technique to Prevent Last Level Cache from Thrashing in Multicores," Proc. EuroSys, 2011.
6. Y. Chen, S. Byna, and X. Sun, "Data access history cache and associated data prefetching mechanisms," Proc. SC, 2007.
7. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Enabling Software Management for Multicore Caches with a Lightweight Hardware Support," Proc. SC, 2009.
8. J. Stuecheli, D. Kaseridis, D. Daly, H. Hunter, and L. John, "The virtual write queue: coordinating DRAM and last-level cache policies," Proc. ISCA, 2010.
9. T. R. B. Bershad, D. Lee and B. Chen, "Avoiding conflict misses dynamically in large direct-mapped caches," Proc. ASPLOS, 1994.
10. "PolyScalar," http://users.csc.calpoly.edu/franklin/PolyScalar/ Home.htm.
11. G. Taylor, P. Davies, and M. Farmwald, "The TLB slicea low-cost high-speed address translation mechanism," Proc. ISCA, 1990.
12. P. Indyk and R. Motwani, "Approximate nearest neighbors: towards removing the curse of dimensionality," Proc. STOC, 1998.
13. A. Andoni and P. Indyk, "Near-Optimal Hashing Algorithms for Approximate Nearest Neighbor in High Dimensions," Communications of the ACM, vol. 51, no. 1, pp. 117-122, 2008.
14. Q. Lv, W. Josephson, Z. Wang, M. Charikar, and K. Li, "Multi-probe LSH: Efficient indexing for high-dimensional similarity search," Proc. VLDB, pp. 950-961, 2007.
15. L. Fan, P. Cao, J. Almeida, and A. Broder, "Summary cache: a scalable wide-area web cache sharing protocol," IEEE/ACM Transactions on Networking, vol. 8, no. 3, pp. 281-293, 2000.
16. The Forest CoverType dataset, "UCI machine learning repository," http://archive.ics.uci.edu/ml/datasets/Covertype.
17. TPC http://www.tpc.org/.
18. D. Ellard, J. Ledlie, P. Malkani, and M. Seltzer, "Passive NFS Tracing of Email and Research Workloads," Proc. FAST, 2003.
19. E. Riedel, M. Kallahalla, and R. Swaminathan, "A framework for evaluating storage system security," Proc. FAST, 2002.
20. SPEC2000 http://www.spec.org/cpu2000/.
21. R. Manikantan, K. Rajan, and R. Govindarajan, "Nucache: An efficient multicore cache organization based on next-use distance," Proc. HPCA, pp. 243-253, 2011.
22. J. Torrellas, A. Tucker, and A. Gupta, "Benefits of cacheaffinity scheduling in shared-memory multiprocessors: a summary," Proc. ACM SIGMETRICS, 1993.
23. R. Lee, X. Ding, F. Chen, Q. Lu, and X. Zhang, "MCCDB: minimizing cache conflicts in multi-core processors for databases," Proc. VLDB, vol. 2, no. 1, pp. 373-384, 2009.
24. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan, "Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems," Proc. HPCA, 2008.