MCC-DB: Minimizing cache conflicts in multi-core processors for databases

Proceedings of the VLDB Endowment

Volumn 2, Issue 1, 2009, Pages 373-384

  Lee, Rubao ^a,b   Ding, Xiaoning ^b   Chen, Feng ^b   Lu, Qingda ^b   Zhang, Xiaodong ^b  

^a INSTITUTE OF COMPUTING TECHNOLOGY   (China)

^b The Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; CONCURRENCY CONTROL; DATA STRUCTURES; DISTRIBUTED COMPUTER SYSTEMS; HYBRID SYSTEMS; LINUX; WAREHOUSES;

CACHE PARTITIONING; DATA ACCESS PATTERNS; DATABASE PERFORMANCE; INTENSIVE MEASUREMENTS; LASTLEVEL CACHES (LLC); MULTI-CORE PROCESSOR; MULTI-CORE SYSTEMS; PERFORMANCE BOTTLENECKS;

QUERY PROCESSING;

EID: 77955032509     PISSN: None     EISSN: 21508097     Source Type: Conference Proceeding    
DOI: 10.14778/1687627.1687670     Document Type: Article

References (34)

1. S. Adee. the data: 37 years of moore's law. Spectrum, IEEE, 45(5):56-56, May 2008.
2. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. DBMSs on a modern processor: Where does time go? In VLDB, pages 266-277, 1999.
3. P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory access. In VLDB, pages 54-65, 1999.
4. S. Chaudhuri, V. R. Narasayya, and R. Ramamurthy. Estimating progress of long running SQL queries. In SIGMOD, 2004.
5. S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. Improving hash join performance through prefetching. ACM Trans. Database Syst., 32(3):17, 2007.
6. H.-T. Chou and D. J. DeWitt. An evaluation of buffer management strategies for relational database systems. In VLDB, pages 127-141, 1985.
7. J. Cieslewicz and K. A. Ross. Adaptive aggregation on chip multiprocessors. In VLDB, pages 339-350, 2007.
8. A. Fedorova, M. I. Seltzer, C. Small, and D. Nussbaum. Performance of multithreaded chip multiprocessors and implications for operating system design. In USENIX, 2005.
9. A. Fedorova, M. I. Seltzer, and M. D. Smith. Improving performance isolation on chip multiprocessors via an operating system scheduler. In PACT, 2007.
10. G. Graefe. Sort-merge-join: An idea whose time has(h) passed? In ICDE, pages 406-417, 1994.
11. +-trees. In SIGMETRICS, pages 283-294, 2003.
12. N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi. Database servers on chip multiprocessors: Limitations and opportunities. In CIDR, pages 79-87, 2007.
13. B. He and Q. Luo. Cache-oblivious databases: Limitations and opportunities. ACM Trans. Database Syst., 33(2), 2008.
14. S. Jiang, F. Chen, and X. Zhang. CLOCK-Pro: An effective improvement of the clock replacement. In USENIX, pages 323-336, 2005.
15. S. Jiang and X. Zhang. LIRS: an efficient low inter-reference recency set replacement policy to improve buffer cache performance. In SIGMETRICS, pages 31-42, 2002.
16. T. Johnson and D. Shasha. 2Q: A low overhead high performance buffer management replacement algorithm. In VLDB, pages 439-450, 1994.
17. N. Kabra and D. J. DeWitt. Efficient mid-query re-optimization of sub-optimal query execution plans. In SIGMOD, 1998.
18. J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA, pages 367-378, 2008.
19. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. In ISCA, pages 39-50, 1998.
20. Q. Lu, J. Lin, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Soft-OLP: Improving last level cache performance through software-controlled object-level partitioning. In PACT, 2009.
21. G. Luo, J. F. Naughton, C. J. Ellmann, and M. Watzke. Toward a progress indicator for database queries. In SIGMOD, 2004.
22. S. Manegold, P. A. Boncz, and M. L. Kersten. Generic database cost models for hierarchical memory systems. In VLDB, pages 191-202, 2002.
23. P. O'Neil, B. O'Neil, and X. Chen. The star schema benchmark (SSB). 2007. http://www.cs.umb.edu/ poneil/StarSchemaB.PDF.
24. L. Qiao, V. Raman, F. Reiss, P. J. Haas, and G. M. Lohman. Main-memory scan sharing for multi-core CPUs. PVLDB, 1(1):610-621, 2008.
25. M. K. Qureshi and Y. N. Patt. Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches. In MICRO, pages 423-432, 2006.
26. R. Ramamurthy and D. J. DeWitt. Buffer-pool aware query optimization. In CIDR, pages 250-261, 2005.
27. +-trees cache conscious in main memory. In SIGMOD, 2000.
28. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer. In MICRO, 2008.
29. M. Stonebraker, C. Bear, U. C etintemel, M. Cherniack, T. Ge, N. Hachem, S. Harizopoulos, J. Lifter, J. Rogers, and S. B. Zdonik. One size fits all? part 2: Benchmarking studies. In CIDR, pages 173-184, 2007.
30. G. Taylor, P. Davies, and M. Farmwald. The TLB slice - a low-cost high-speed address translation mechanism. In ISCA, pages 355-363, 1990.
31. G. Yadgar, M. Factor, and A. Schuster. Karma: Know-it-all replacement for a multilevel cache. In FAST, 2007.
32. J. Zhou, J. Cieslewicz, K. A. Ross, and M. Shah. Improving database performance on simultaneous multithreading processors. In VLDB, 2005.
33. J. Zhou and K. A. Ross. Buffering accesses to memory-resident index structures. In VLDB, 2003.
34. J. Zhou and K. A. Ross. Buffering database operations for enhanced instruction cache performance. In SIGMOD Conference, pages 191-202, 2004.