Ultra compact and low-power TDC and TAC architectures for highly-parallel implementation in time-resolved image sensors

IMEKO TC4 International Workshop on ADC Modelling, Testing and Data Converter Analysis and Design 2011, IWADC 2011 and IEEE 2011 ADC Forum

Volumn , Issue , 2011, Pages 150-154

  Stoppa, David ^a   Borghetti, Fausto ^a   Richardson, Justin ^c,e   Walker, Richard ^b,c   Henderson, Robert K ^c   Gersbach, Marek ^d   Charbon, Edoardo ^d  

^a FONDAZIONE BRUNO KESSLER   (Italy)

^b STMICROELECTRONICS   (Italy)

^c UNIVERSITY OF EDINBURGH   (United Kingdom)

^d DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^e DIALOG SEMICONDUCTOR   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SOLUTION; CMOS IMAGING; INTEGRAL NONLINEARITY; LOW POWER; MINIMUM TIME; SINGLE PHOTON AVALANCHE DIODE; TIME RANGE; TIME RESOLUTION; TIME TO DIGITAL CONVERTERS; TIME-RESOLVED IMAGE;

DESIGN;

IMAGE SENSORS;

EID: 84867694893     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. R. Nutt, "Digital Time Intervalometer", The Review of Scientific Instruments, 1968, Vol. 39, Issue 9.
2. J.-P. Jansson, et al., "A CMOS time-to-digital converter with better than 10 ps single-shot precision", IEEE J. Solid-State Circuits, vol. 41, no.6, pp. 1286-1296, June 2006.
3. A. S. Yousif et al., "A Fine Resolution TDC Architecture for next generation PET imaging", IEEE Trans. on Nuclear Science, vol. 54, no. 5, pp. 1574-1582, Oct. 2007.
4. M. Lee, et al., "A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue", Digest of IEEE Symposium on VLSI Circuits, pp. 168-169, 2007.
5. P. Chen, et al., "A low-cost low-power CMOS time-to-digital converter based on pulse stretching", IEEE Trans. on Nuclear Science, vol. 53, no. 4, pp. 2215-2220, Aug. 2006.
6. C. Niclass et al., "A single photon avalanche diode implementation in 130-nm CMOS technology", IEEE J. of Sel. Top. in Quantum Electron., vol. 13, pp. 863-869, 2007.
7. J. A. Richardson et al., "Low Dark Count Single-Photon Avalanche Diode Structure Compatible With Standard Nanometer Scale CMOS Technology", IEEE Photonics Technology Letters, Vol. 21 , Issue 14, pp. 1020 1022, (2009).
8. M. Gersbach et al., "A Parallel 32x32 Time-to-Digital Converter Array Fabricated in a 130nm Imaging CMOS Technology", IEEE European Solid-State Circuits Conference (ESSCIRC'09), pp. 196-199, Sept. 2009.
9. D. Stoppa at al., "A 32x32-Pixel Array with In-Pixel Photon Counting and Arrival Time Measurement in the Analog Domain", IEEE European Solid-State Circuits Conference (ESSCIRC'09), pp. 204-207, Sept. 2009.
10. J. Richardson et al., "A 32x32 50ps Resolution 10 bit Time to Digital Converter Array in 130nm CMOS for Time Correlated Imaging", IEEE Custom Integrated Circuits Conference (CICC'09), pp. 77-80, Sept. 2009.
11. EC FET Open MEGAFRAME project, www.megaframe.eu.
12. D. Stoppa, L. Pancheri, M. Scandiuzzo, L. Gonzo, G.-F. Dalla Betta, A. Simoni, "A CMOS 3-D Imager based on Single Photon Avalanche Diode", IEEE Trans. On Circuits and Systems I, Vol. 54, No. 1, January 2007.
13. C. Veerappan, J. Richardson, R. Walker, D.-U. Li, M. W. Fishburn, Y. Maruyama, D. Stoppa, F. Borghetti, M. Gersbach, R. K. Henderson, E. Charbon, "A 160x128 Single-Photon Image Sensor with On-Pixel 55ps 10b Time-to-Digital Converter", IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, vol. 54, 2011, pp. 312-313, 20-24 February 2011.