A low-cost low-power CMOS time-to-digital converter based on pulse stretching

IEEE Transactions on Nuclear Science

Volumn 53, Issue 4, 2006, Pages 2215-2220

  Chen, Poki ^a,b   Chen, Chun Chi ^a,b   Shen, You Sheng ^b  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

Author keywords

Analog interpolator; Dual slope conversion; Pulse stretching; Time to digital converter (TDC)

Indexed keywords

ANALOG INTERPOLATOR; DUAL-SLOPE CONVERSION; INTEGRAL NONLINEARITY (INL); PULSE STRETCHING; TIME-TO-DIGITAL CONVERTER (TDC);

CAPACITORS; ELECTRIC POWER UTILIZATION; FREQUENCIES; MICROPROCESSOR CHIPS;

CMOS INTEGRATED CIRCUITS;

EID: 33748375840     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.876051     Document Type: Conference Paper

References (13)

1. P. Palojarvi, K. Maatta, and J. Kostamovaara, "Integrated time-of-flight laser radar," IEEE Trans. Insrum. Meas., vol. 46, no. 8, pp. 996-999, Aug. 1997.
2. J. Rapeli, T. Rahkonen, and J. Kostamovaara, "Method and circuitry for demodulation of angle modulated signals by measuring cycle time," US 5 270 666, Dec. 1993.
3. K. Park and J. Park, "20 ps resolution time-to-digital converter for digital storage oscilloscopes," in IEEE Nuclear Science Symp. Rec., Nov. 1998, vol. 2, pp. 876-881.
4. E. Räisänen-Ruotsalainen, T. Rahkonen, and J. Kostamovaara, "A low-power CMOS time-to-digital converter," IEEE J. Solid-State Circuirs, vol. 30, no. 9, pp. 984-990, Sep. 1995.
5. P. Chen, S.-L. Liu, and J. Wu, "A CMOS pulse-shrinking delay element for time interval measurement," IEEE Trans. Circuits Syst. II: Analog and Digital Signal Process., vol. 47, no. 9, pp. 954-958, Sep. 2000.
6. C.-C. Chen, P. Chen, C.-S. Hwang, and W. Chang, "A precise cyclic CMOS time-to-digital converter with low thermal sensitivity," IEEE Trans. Nucl. Sci., vol. 52, no. 4, pp. 834-838, Aug. 2005.
7. A. Mantyniemi, T. Rahkonen, and J. Kostamovaara, "A high resolution digital CMOS time-to-digital converter based on nested delay locked loops, " in Proc., IEEE ISCAS, Jul. 1999, vol. 2, pp. 537-540.
8. E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, "An integrated time-to-digital converter with 30-ps single-shot precision," IEEE J. Solid-State Circuits, vol. 35, pp. 1507-1510, Oct. 2000.
9. E. Raisanen-Ruosalainen, T. Rahkonen, and J. Kostamovaara, "A time digitizer with interpolation based on time-to-voltage conversion," in Pmc. MWSCAS, 1997, vol. 1, pp. 197-200.
10. J. Kostamovaara and R. Myllylä, "Time-to-digital converter with an analog interpolation circuit," Rev. Sci. Instrum., vol. 57, pp. 2880-2885, 1986.
11. M. Tanaka, H. Ikeda, M. Ikeda, and S. Inaba, "Development of a monolithic time-to-amplitude converter for high precision TOF measurement, " IEEE Trans. Nucl. Sci., vol. 38, no. 4, pp. 301-305, Apr. 1991.
12. X. Dai, C. He, H. Xing, D. Chen, and R. Geiger, "An Nth order central symmetrical layout pattern for nonlinear gradients cancellation," in Proc. IEEE ISCAS, May 2005, vol. 5, pp. 4835-4838.
13. A. Kurokawa, "Dummy filling methods for reducing interconnect capacitance and number of fills," in Proc., 6th Int. Symp. Quality of Electronic Design, Mar. 2005, pp. 586-591.