A 32×32 50ps resolution 10 bit time to digital converter array in 130nm CMOS for time correlated imaging

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2009, Pages 77-80

  Richardson, Justin ^a,b   Walker, Richard ^a,b   Grant, Lindsay ^b   Stoppa, David ^c   Borghetti, Fausto ^c   Charbon, Edoardo ^d,e   Gersbach, Marek ^d,e   Henderson, Robert K ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b STMICROELECTRONICS   (Italy)

^c FONDAZIONE BRUNO KESSLER   (Italy)

^d EPFL   (Switzerland)

^e DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

3D IMAGING; CHARACTERISATION; CORRELATED IMAGING; FLUORESCENT LIFETIME; IMAGING PROCESS; MINIMUM TIME; PIXEL ARRAYS; PROCESS , VOLTAGE AND TEMPERATURES; RING OSCILLATOR; SINGLE PHOTON AVALANCHE DIODE; SINGLE PHOTON COUNTING; TIME TO DIGITAL CONVERTERS; TIME-TO-DIGITAL;

INTEGRATED CIRCUITS; OSCILLATORS (ELECTRONIC); PARTICLE BEAMS; PHOTONS;

PIXELS;

EID: 74049099034     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2009.5280890     Document Type: Conference Paper

References (12)

1. NUTT, R.: 'Digital Time Intervalometer', The Review of Scientific Instruments, 1968, Vol. 39, Issue 9.
2. DUDEK, P., SZCZEPANSKI, S., HATFIELD, J.V.: 'A highresolution CMOS time-to-digital converter utilizing a Vernier delay line', Solid State Circuits, Journal, 2000, Vol. 35, Issue 2, p240-247.
3. KARADAMOGLOU, K., PASCHALIDIS, N. P., SARRIS, E., STAMATOPOULOS, N., KOTTARAS, G., PASCHALIDIS, V.: 'An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments', Solid-State Circuits, IEEE Journal of, 2004, Vol. 39, Issue 1, p214-222.
4. HENZLER, S. et al: 'A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion', Solid-State Circuits, IEEE Journal of, 2008, Vol. 43, Issue 7, p1666-1676.
5. MINJAE, LEE, ABIDI, A. A.: 'A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue', VLSI Circuits, IEEE Symposium, 2007, p168-169.
6. SWANN, B.K. et al: 'A 100ps Time-Resolution CMOS TimeDigital Converter for Positron Emission Tomography Imaging Applications'. IEEE Journal of Solid-State Circuits, vol. 39, p1839-1852, 2004.
7. ARAI, Y., IKENO, M.: 'A time digitizer CMOS gate-array with a 250 ps time resolution', Solid-State Circuits, IEEE Journal of, 1996, Vol. 31, Issue 2, p212-220
8. HELAL, B. M., STRAAYER, M. Z., GU-YEON, WEI, PERROTT, M. H.: 'A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation', VLSI Circuits, 2007 IEEE Symposium on, p166-167.
9. DE HEYN, V., VAN DER PLAS, G., RYCKAERT, J., CRANINCKX, J.: 'A fast start-up 3GHz-10GHz digitally controlled oscillator for UWB impulse radio in 90nm CMOS', Solid State Circuits Conference. ESSCIRC 2007. 33rd European, p484-487.
10. HERZEL, F., RAZAVI, B.: 'A Study of Oscillator Jitter Due to Supply and Substrate Noise', Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 1999, Vol. 46, Issue 1, p56-62.
11. NISSINEN, I., MANTYNIEMI, A., KOSTAMOVAARA, J.: 'A CMOS time-to-digital converter based on a ring oscillator for a laser radar', Solid-State Circuits Conference, ESSCIRC '03, Proceedings of the 29th European, p469-472.
12. DOERNBERG, J., LEE, H. S., HODGES, D. A.: 'Full-speed testing of A/D converters', IEEE J. of Solid-State Circuits, Vol. 19, no. 6, Dec. 1984, p820-827.