Streamlining GPU applications on the fly - Thread divergence elimination through runtime thread-data remapping

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2010, Pages 115-125

  Zhang, Eddy Z ^a   Jiang, Yunlian ^a   Guo, Ziyu ^a   Shen, Xipeng ^a  

^a The College of William and Mary   (United States)

Author keywords

CPU GPU pipelining; data transformation; GPGPU; thread divergence; thread data remapping

Indexed keywords

COMPUTING POWER; CONDITIONAL BRANCH; COST EFFICIENCY; DATA LAYOUTS; DATA TRANSFORMATION; GPGPU; GRAPHIC PROCESSING UNITS; HIGH PERFORMANCE COMPUTING; MASSIVE DATA; NON-TRIVIAL; ON THE FLIES; PERFORMANCE DEGRADATION; PERFORMANCE IMPROVEMENTS; REMAPPING; RUN-TIME THREADS; RUNTIMES; SYSTEMATIC INVESTIGATIONS;

INTELLIGENT CONTROL; PARALLEL ARCHITECTURES; PROGRAM PROCESSORS;

METADATA;

EID: 77954724148     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1810085.1810104     Document Type: Conference Paper

References (18)

1. NVIDIA CUDA. http://www.nvidia.com/cuda.
2. M. M. Baskaran, U. Bondhugula, S. Krishnamoorthy, J. Ramanujam, A. Rountev, and P. Sadayappan. A compiler framework for optimization of affine loop nests for GPGPUs. In ICS'08: Proceedings of the 22nd Annual International Conference on Supercomputing, pages 225-234, 2008.
3. S. Carrillo, J. Siegel, and X. Li. A control-structure splitting optimization for gpgpu. In Proceedings of ACM Computing Frontiers, 2009.
4. T. M. Chilimbi and R. Shaham. Cache-conscious coallocation of hot data streams. In Proceedings of ACM SIGPLAN Conference on Programming Languages Design and Implementation, 2006.
5. C. Ding and K. Kennedy. Improving cache performance in dynamic applications through data and computation reorganization at run time. In Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation, Atlanta, GA, May 1999.
6. C. Ding and K. Kennedy. Improving effective bandwidth through compiler enhancement of global cache reuse. Journal of Parallel and Distributed Computing, 64(1):108-134, 2004.
7. Y. Dotsenko, N. K. Govindaraju, P. Sloan, C. Boyd, and J. Manferdelli. Fast scan algorithms on graphics processors. In ICS'08: Proceedings of the 22nd Annual International Conference on Supercomputing, pages 205-213, 2008.
8. W. Fung, I. Sham, G. Yuan, and T. Aamodt. Dynamic warp formation and scheduling for efficient gpu control flow. In MICRO '07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 407-420, Washington, DC, USA, 2007. IEEE Computer Society.
9. H. Han and C.-W. Tseng. Exploiting locality for irregular scientific codes. IEEE Transactions on Parallel Distributed Systems, 17(7):606-618, 2006.
10. S. Lee, S. Min, and R. Eigenmann. Openmp to gpgpu: A compiler framework for automatic translation and optimization. In Proceedings of ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009.
11. Y. Liu, E. Z. Zhang, and X. Shen. A cross-input adaptive framework for GPU programs optimization. In Proceedings of International Parallel and Distribute Processing Symposium (IPDPS), pages 1-10, 2009.
12. A. Nukada, Y. Ogata, T. Endo, and S. Matsuoka. Bandwidth intensive 3-D FFT kernel for GPUs using CUDA. In SC'08: Proceedings of the 2008 ACM/IEEE Conference on Supercomputing, pages 1-11, 2008.
13. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W. W. Hwu. Optimization principles and application performance evaluation of a multithreaded GPU using CUDA. In PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pages 73-82, 2008.
14. S. Ryoo, C. I. Rodrigues, S. S. Stone, S. S. Baghsorkhi, S. Ueng, J. A. Stratton, and W. W. Hwu. Program optimization space pruning for a multithreaded GPU. In CGO'08: Proceedings of the Sixth Annual IEEE/ACM International Symposium on Code Generation and Optimization, pages 195-204, 2008.
15. M. Silberstein, A. Schuster, D. Geiger, A. Patney, and J. D. Owens. Efficient computation of sum-products on GPUs through software-managed cache. In Proceedings of the 22nd ACM International Conference on Supercomputing, pages 309-318, June 2008.
16. S.-Z. Ueng, M. Lathara, S. S. Baghsorkhi, and W.-M. W. Hwu. Cuda-lite: Reducing gpu programming complexity. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing, 2008.
17. V. Volkov and J. W. Demmel. Benchmarking gpus to tune dense linear algebra. In SC'08: Proceedings of the 2008 ACM/IEEE Conference on Supercomputing, 2008.
18. Y. Zhao. Lattice boltzmann based pde solver on the gpu. The Visual Computer, (5):323-333, 2008.