A 9.2b 47fJ/conversion-step asynchronous SAR ADC with input range prediction DAC switching

ISCAS 2012 - 2012 IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2012, Pages 2353-2356

  Huang, Hsin Yuan ^a   Lin, Jin Yi ^a   Hsieh, Chih Cheng ^a   Chang, Wen Hsu ^b   Tsai, Hann Huei ^b   Chiu, Chin Fong ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b NATIONAL APPLIED RESEARCH LABORATORIES   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CONVENTIONAL APPROACH; INPUT SIGNAL; LOW POWER APPLICATION; SAMPLING RATES; SAR ADC; SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL CONVERTER; SWITCHING ENERGY; SWITCHING TECHNIQUES;

APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; FORECASTING; SWITCHING;

DIGITAL INTEGRATED CIRCUITS;

EID: 84866634822     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2012.6271768     Document Type: Conference Paper

References (9)

1. Hao-Chiao Hong and Guo-Ming Lee,"A 65-fJ/Conversion-Step 0. 9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC," Solid-State Circuits, IEEE Journal of, vol. 42, NO. 10, pp. 2161-2168, Oct. 2007.
2. S.-K. Lee, S.-J. Park, Y. Suh, H.-J. Park, and J.-Y. Sim,"A 21 fJ/Conversion-Step 100kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low Power Sensor Interface," IEEE J Solid-State Circuits.,vol. 46, no. 3, pp. 651-659, Apr. 2011.
3. N. Verma and A. P. Chandrakasan,"A 25uw 100KS/s 12b ADC for wireless micro-sensor applications," ISSCC Dig. Tech. Papers, pp. 222-223, Feb. 2006.
4. A. Anges, E. Bonizzoni, P. Malcovati, and F. Maloberti,"A 9. 4-ENOB 1V 3. 8uW 100KS/s SAR ADC with time-domain comparator", ISSCC Dig. Tech. Papers, pp. 246-247. Feb. 2008
5. Akira Shikata, Ryota Sekimoto, Tadahiro Kuroda, and Hiroki Ishikuro,"A 0. 5V 1. 1MS/s 6. 3fJ/Conversion-step SAR ADC with Tri-Level Comparator in40nm CMOS," in VLSI Symp. Tech. Dig., Jun. 2011,pp. 262-263.
6. C.-C. Liu, S.-J. Chang, G.-Y. Huang, and Y.-Z. Lin,"A 10-bit 50-MS/s SAR ADC With Monotonic Capacitor Switching Procedure," IEEE J Solid-State Circuits.,vol. 45, no. 4, pp. 731-740, Apr. 2010.
7. B. P. Ginburg and A. P. Chandrakasan,"An energy-efficient charge recycling approach for a SAR converter with capacitve DAC," in Proc. IEEE Int. Symp. Circuit and Systems, 2005, vol. 1, pp. 813-819
8. W. Y. Pang, C. Y. Wang, Y. K. Chang, N. K. Chou, and C. K. Wang,"A 10-bit 500KS/s Low Power SAR ADC with splitting Comparator for Bio-Medical Applications. A-SSCC Dig. Tech. Papers, pp. 149-152,Nov. 2009.
9. Jia Hao Cheong, Kok Lim Chan, Pradeep Basappa Khannur, Kei Tee., and Minkyu Je," A 400-nW 19. 5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0. 18um CMOS," IEEE Trans. Citcuit and Systems II. Exp. Briefs vol. 58, no. 7, pp 407-411, Jul., 2011.