Spin based neuron-synapse module for ultra low power programmable computational networks

Proceedings of the International Joint Conference on Neural Networks

Volumn , Issue , 2012, Pages

  Sharad, Mrigank ^a   Augustine, Charles ^b   Panagopoulos, Georgios ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

^b INTEL RESEARCH   (United States)

Author keywords

hybrid integrated circuits; low power; magnetoelectronic; neural network; spin valves

Indexed keywords

BENCHMARK APPLICATIONS; CIRCUIT OPERATION; CMOS DESIGN; COMPUTATION POWER; COMPUTATIONAL NETWORKS; HYBRID DESIGN; LOW POWER; LOW SUPPLY VOLTAGES; NANOMAGNETS; PHYSICS-BASED MODELS; PROGRAMMABLE SYNAPSIS; SPIN DEVICE; SPIN TORQUE; SPIN VALVE; ULTRA LOW POWER;

BENCHMARKING; HYBRID INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; MAGNETOELECTRONICS; MAGNETS; NEURONS;

NEURAL NETWORKS;

EID: 84865091743     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IJCNN.2012.6252609     Document Type: Conference Paper

References (27)

1. J. Liu, M. Brooke, "Fully parallel on-chip learning hardware neural network for real-time control," In Proceedings of IEEE ISCAS,1999, Vol.5, pp. 371-374.
2. Rafal Dlugosz, Tomasz Talaska, Witold Pedrycz, "Current-Mode Analog Adaptive Mechanism for Ultra-Low-Power Neural Networks," IEEE Transcations on Circuits and Systems, vol.58, pp.31-35, 2011
3. A. Bermak, "A highly scalable 3D chip for binary neural network classification applications," IEEE ISCAS, vol.5, 685-688, 2003.
4. G S Snider, "Self-organized computation with unreliable, memristive nanodevices" Nanotechnology, pp.13, 2007
5. D. Chabi et.al., "Robust neural logic block (NLB) based on memristor crossbar array", Nanoarch, 2011.
6. Kuzum et. al., "Nanoelectronic Programmable Synapses Based on Phase Change Materials for Brain-Inspired Computing", Nano Lett., 2011
7. Kimura et. al., "Switching magnetization of a nanoscale ferromagnetic particle using nonlocal spin injection. Phys. Rev. Lett. 2006
8. Sun. et. al., "A three-terminal spin-torque-driven magnetic switch", Appl. Phys. Lett. 95, (2009).
9. Behin-Ain et. al., "Proposal for an all-spin logic device with built-in memory", Nature Nanotechnology 2010
10. Behin-Ain et. al., "Switching energy-delay of all spin logic devices", Appl.Phys.Lett. 2011
11. S. Srinivasan et.al, "All-Spin Logic Device with Intrinsic Non-Reciprocity", IEEE. Trans. Mag.
12. C. Augustine et al, "Low-Power Functionality Enhanced Computation Architecture Using Spin-Based Devices", NanoArch, 2011.
13. M. Johnson, "Optimized Device Characteristics of Lateral Spin Valves", TED, vol.54, pp. 1024 - 1031, 2007
14. Kimura, T. & Otani, Y. Large spin accumulation in a permalloy-silver lateral spin valve. Physical Review Letters 99, 196604 (2007).
15. Minggang Zeng, Lei Shen, Haibin Su, Chun Zhang, Yuanping Feng, "Graphene-based spin logic gates", Appl. Phys. Lett. 98, 2011.
16. Y. Otani et.al. "Enhanced spin accumulation obtained by inserting lowresistance MgO interface in metallic lateral spin valves",Applied Physics Letters, 2010
17. D.E. Nikonov et.al., "Proposal of a spin torque majority gate logic", IEEE Electron Device Letters, 32, (2011)
18. S. D. Beach Geoffrey et.al. ,"Dynamics of field-driven domain-wall propagation in ferromagnetic nanowires", Nature Materials 4, 741-744 (2005)
19. M.Yamanouchi et.al., " Velocity of Domain-Wall Motion Induced by Electrical Current in the Ferromagnetic Semiconductor", Physical ReviewLetters, vol.96, pp.096601,2006
20. D. Chiba, G. Yamada, T. Koyama, K. Ueda, H. Tanigawa, S. Fukami, T. Suzuki, N. Ohshima, N. Ishiwata, Y. Nakatani, and T. Ono, "Control of Multiple Magnetic Domain Walls by Current in a Co/Ni Nano-Wire", Appl. Phys. Express 3, pp. 073004(1-3), 2010.
21. C. Augustine et al., "A Self-Consistent Simulation Framework for Spin-Torque Induced Domain Wall Propagation", IEDM, 2011
22. D. A. Allwood et. al., " Magnetic Domain-Wall Logic ", Science, Vol. 309 no. 5741 pp. 1688-1692, 2005
23. D. Katine Lacouret.al., "Experimental evidence of multiple stable locations for a domain wall trapped by a submicron notch ", Applied Physics Letters, vol. 84, 2004
24. J. C. Slonczewski, J. Magn. Mater. 159, L1-L7, 1996
25. S. Salahuddin and S. Datta, Appl. Phys. Lett.: Dev. Phys. Vol. 90, no. 9, pp. 093503-1-3, Feb. 2007.
26. T. Valet and A. Fert, "Theory of the perpendicular magnetoresistance in magnetic multilayers", Phys. Rev. B 48, 7099 (1993).
27. A. Brataas, G.E.W. Bauer and P.J. Kelly, "Non-collinear magnetoelectronics", Phys. Rep. 427, 157 (2006).